From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id BDE40C433FE for ; Wed, 9 Nov 2022 14:35:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231515AbiKIOf7 (ORCPT ); Wed, 9 Nov 2022 09:35:59 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49052 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230002AbiKIOf6 (ORCPT ); Wed, 9 Nov 2022 09:35:58 -0500 Received: from mail-lj1-x22a.google.com (mail-lj1-x22a.google.com [IPv6:2a00:1450:4864:20::22a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9C5BEBF63 for ; Wed, 9 Nov 2022 06:35:56 -0800 (PST) Received: by mail-lj1-x22a.google.com with SMTP id h12so26040716ljg.9 for ; Wed, 09 Nov 2022 06:35:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=IgNpl8C4iBNYvOOWoX8NPXlg4rH8L8HyQLMoDwL+0HM=; b=NQk8t2AbEPU/qlVt4CMjHppqeR6boJaJmxSIgYmN6jtFUUTm6kHzntU4OU1MKoyhWK HjOhx7KPnv7SSIIDzKJclF0NySbnfmY98Xl4XRKTPzpUmItA9MBIIWN2/7UpRopdIqgT iyAiwllUJbbiLUFyckmx2eJl5584q+uJKcpMxW4PfN4Tms/Uyl77rsdkgMZiTyKkLX1V 9qnlThy9Janu6Z4/CHqJLWB977Vcf293JYT3FtB6RxuhaVGjGVpAvDwdG7E+LO7PEaYt sRefkIBhT4UeInmWKKeEJ2tfvgUShHn5qR3Lb3uxP/IeWo7dKfuRFuGnIdpXAW9QP0CN AJ4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=IgNpl8C4iBNYvOOWoX8NPXlg4rH8L8HyQLMoDwL+0HM=; b=f8diUwsOyqHjdkiwyskjL93MFH/C6dHoMRix5PxCgrx8zgxINajQQ1PiZNF3P7a11z lUCQK5Yn5vvdVWj/jQlVIsFxdQhcjXeBv3ug9pj1XSoz6/N7kyulsNkE0OHAJZbkCFlM EHoqjrPOQ5BuT3XkiwIaCTn07u060+JzrxCnemYbXGXdfk2yZ7jx2hGfX5CfIs9G2Okz zgVaEJUmdur2z6RT9O1cOKTNw0i9APmzp2hv9sK7itilz+X3yr2xH3mlZTmLeGvFzfUB pVYRPDLiK2U+rHkdP03OJV3JW872onak6Pcz6jAs/gWXKb/1dcLUE8l82vRNhhVef/g8 uxcQ== X-Gm-Message-State: ACrzQf2RXQUw05dFggO6Bj8QC77AlkckhUTxDrKMYw8thn5nILdi/OPO EvVpWmv0OrMgaOLi0NrMfib44g== X-Google-Smtp-Source: AMsMyM6dbYGIXJoas0iyFdKUCrjS77dbN7utqs2pCahKT+GiStFnYszVKkXp1V+GsNuYnRXCqF0h8A== X-Received: by 2002:a2e:b637:0:b0:277:74dd:1fbd with SMTP id s23-20020a2eb637000000b0027774dd1fbdmr12726026ljn.378.1668004555018; Wed, 09 Nov 2022 06:35:55 -0800 (PST) Received: from [192.168.0.20] (088156142199.dynamic-2-waw-k-3-2-0.vectranet.pl. [88.156.142.199]) by smtp.gmail.com with ESMTPSA id b21-20020a056512071500b00494978b0caesm2254240lfs.276.2022.11.09.06.35.53 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 09 Nov 2022 06:35:54 -0800 (PST) Message-ID: <805126e9-5e71-c44e-d586-8c687ef02357@linaro.org> Date: Wed, 9 Nov 2022 15:35:53 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.4.2 Subject: Re: [PATCH 2/3] arm64: dts: qcom: sm6375: Add SDHCI2 Content-Language: en-US To: Konrad Dybcio , linux-arm-msm@vger.kernel.org, andersson@kernel.org, agross@kernel.org Cc: patches@linaro.org, Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20221109142623.53052-1-konrad.dybcio@linaro.org> <20221109142623.53052-3-konrad.dybcio@linaro.org> From: Krzysztof Kozlowski In-Reply-To: <20221109142623.53052-3-konrad.dybcio@linaro.org> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On 09/11/2022 15:26, Konrad Dybcio wrote: > Configure the second SDHCI bus controller, which usually the > interface used for SD cards. > > Signed-off-by: Konrad Dybcio > --- > arch/arm64/boot/dts/qcom/sm6375.dtsi | 82 ++++++++++++++++++++++++++++ > 1 file changed, 82 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/sm6375.dtsi b/arch/arm64/boot/dts/qcom/sm6375.dtsi > index 6adffd927a8e..483202e60cd7 100644 > --- a/arch/arm64/boot/dts/qcom/sm6375.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm6375.dtsi > @@ -540,6 +540,46 @@ tlmm: pinctrl@500000 { > #interrupt-cells = <2>; > #gpio-cells = <2>; > > + sdc2_off_state: sdc2-off-state { > + clk-pins { > + pins = "sdc2_clk"; > + drive-strength = <2>; > + bias-disable; > + }; > + > + cmd-pins { > + pins = "sdc2_cmd"; > + drive-strength = <2>; > + bias-pull-up; > + }; > + > + data-pins { > + pins = "sdc2_data"; > + drive-strength = <2>; > + bias-pull-up; > + }; > + }; > + > + sdc2_on_state: sdc2-on-state { > + clk-pins { > + pins = "sdc2_clk"; > + drive-strength = <16>; > + bias-disable; > + }; > + > + cmd-pins { > + pins = "sdc2_cmd"; > + drive-strength = <10>; > + bias-pull-up; > + }; > + > + data-pins { > + pins = "sdc2_data"; > + drive-strength = <10>; > + bias-pull-up; > + }; > + }; > + > qup_i2c0_default: qup-i2c0-default-state { > pins = "gpio0", "gpio1"; > function = "qup00"; > @@ -630,6 +670,48 @@ rpm_msg_ram: sram@45f0000 { > reg = <0 0x045f0000 0 0x7000>; > }; > > + sdhc_2: sdhci@4784000 { Node name: mmc > + compatible = "qcom,sm6375-sdhci", "qcom,sdhci-msm-v5"; > + reg = <0 0x04784000 0 0x1000>; > + Best regards, Krzysztof