From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lf1-f52.google.com (mail-lf1-f52.google.com [209.85.167.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CB4654F88B for ; Wed, 21 Feb 2024 12:46:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708519600; cv=none; b=cjuzgPr0ml2H8wg+gSZjSkyrOUuvPi0E0UWjD+eCsWJ6ETYsJzCmMtdU+gyS13oZo/nxCX700mBu2S1PXbnWgTs0TnG7SnWXlKmZH7Uex6AbJT79X8LRfqYXagMi76juNgAWfA6n1+TOhTDQG06Qp26kFcLjuHkWtH2pzrdBQ/U= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708519600; c=relaxed/simple; bh=rmC+JPyaJaNGoCGsxwGFb8rYUkL+teE35ckCjgoiN8g=; h=Message-ID:Date:MIME-Version:From:Subject:To:Cc:References: In-Reply-To:Content-Type; b=JNNgnoH1gVMSNMLio96C87o72q3eWNO+luiGW8iJ7knYL0wtUXTwrB3rSXKctHDv6CQ5rBjZ8XgtqsaKJwtda+OcjQTr4nvldWaKFhqVfr+x9wekXeoM69ghKXEvUmzVzKHmyDE74TR/bvZOhxUPhZYqzGy/0AsqhRFZ39iIJ/g= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=r70fg2La; arc=none smtp.client-ip=209.85.167.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="r70fg2La" Received: by mail-lf1-f52.google.com with SMTP id 2adb3069b0e04-512b42b6697so3989191e87.1 for ; Wed, 21 Feb 2024 04:46:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1708519595; x=1709124395; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:from:to:cc:subject:date:message-id :reply-to; bh=XHZrn5E2iSqgJ7TERch35NpDb/N0meA5fLJwZ5XQ+Mk=; b=r70fg2Lab/HolLt+SuY8FOtUbxdjERqyL2951L8zPTmvKdf1IfrYjIOEskEyvh4qWe JWAkKtdrya7VqLh6FPXeqtvtTPkNGy4HvixieEcKg8qriJTWe6QbcWajWLUKro8cQ2TA C+IL6MIYtuFUvsO8VulnDi2UyPqVolEZxmIpG/JGRnjFwYfUc7U5eEiZwEZOad47323E 4jgjelcl12EBLburlZtYDObwhhoqsq+uCVDEr9a19l3Z76gnhvwchCLEpfZd34WGs2jn yMVX2UPE8zjE8RjNzRqTfizlYCaRNtclPaXb9rLMpQA1W3LfOrjancIswkj2NWb+pNUG Cz/A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708519595; x=1709124395; h=content-transfer-encoding:in-reply-to:organization:autocrypt :content-language:references:cc:to:subject:reply-to:from:user-agent :mime-version:date:message-id:x-gm-message-state:from:to:cc:subject :date:message-id:reply-to; bh=XHZrn5E2iSqgJ7TERch35NpDb/N0meA5fLJwZ5XQ+Mk=; b=bc7C2tRay2/dyntFKrPiG+N11Md2LyczEF1Q1FMI/QhgDALTvCesy24XI6roDIN0C7 rE/7h5JkqWF532uqJsBwALTyebjsL4k7XsJkx1hYMn+tzDbPklC60DHPifOUC84OAj6P GLN+xwhhNoi+eO+/MpY+zsTsss8eoX/h6geucTlqT1pm/P4xlDjOLUacrlLIqJMxR5R7 l9z7XwkFZBoAiKoj0H8IgauNnW2/INtMu4h8s8YtdVv1VB5qnViDf4DpDS9yhlRBnXPl o9Nk3qI7kdIp0CZiB+hvnltVNBn0Od+ucJVjdnsH5M8HHZrdew2a3DW2lgCB5i3Ecmqa 1Yqg== X-Forwarded-Encrypted: i=1; AJvYcCXG92p/v7VWS3AvkIXQ1YkwIMJzmahEtGbAXXzxWSPRrlnOrSQDqQm+ZojYqFlh/BM2ed0IaR4dkl6fW0E6pc7mlfAB6BvfZNLBlg== X-Gm-Message-State: AOJu0Yyqpr9NE0xOi9paSUEO4tHrE9VcZoSJtYLmkIm9uBXFkx2nQLaM xOLTgmwP0RWv2aYhqacCdbk4cdtvrHRpC2Q9s8pQjnFM0Uw6eGa67WlooIMVeY4= X-Google-Smtp-Source: AGHT+IH5J0lVnzfJ+XA5nSZo5JRaaK++ucYrsbcEBu7Tx4Bf9KxtfBIq3tLRyBoxoT//xBXeXKptbQ== X-Received: by 2002:a05:6512:402:b0:512:b24c:dba with SMTP id u2-20020a056512040200b00512b24c0dbamr5169139lfk.60.1708519594935; Wed, 21 Feb 2024 04:46:34 -0800 (PST) Received: from ?IPV6:2a01:e0a:982:cbb0:83fc:439c:6f36:ce5c? ([2a01:e0a:982:cbb0:83fc:439c:6f36:ce5c]) by smtp.gmail.com with ESMTPSA id r17-20020a05600c459100b004124907f43fsm17468735wmo.12.2024.02.21.04.46.34 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 21 Feb 2024 04:46:34 -0800 (PST) Message-ID: <863b6e46-aef5-4340-8dfe-6741b57a2856@linaro.org> Date: Wed, 21 Feb 2024 13:46:33 +0100 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird From: neil.armstrong@linaro.org Reply-To: neil.armstrong@linaro.org Subject: Re: [PATCH 06/21] arm64: dts: qcom: sm8550: Add PCIe bridge node To: Manivannan Sadhasivam , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20240221-pcie-qcom-bridge-dts-v1-0-6c6df0f9450d@linaro.org> <20240221-pcie-qcom-bridge-dts-v1-6-6c6df0f9450d@linaro.org> Content-Language: en-US, fr Autocrypt: addr=neil.armstrong@linaro.org; keydata= xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB AAHNKk5laWwgQXJtc3Ryb25nIDxuZWlsLmFybXN0cm9uZ0BsaW5hcm8ub3JnPsLAkQQTAQoA OwIbIwULCQgHAwUVCgkICwUWAgMBAAIeAQIXgBYhBInsPQWERiF0UPIoSBaat7Gkz/iuBQJk Q5wSAhkBAAoJEBaat7Gkz/iuyhMIANiD94qDtUTJRfEW6GwXmtKWwl/mvqQtaTtZID2dos04 YqBbshiJbejgVJjy+HODcNUIKBB3PSLaln4ltdsV73SBcwUNdzebfKspAQunCM22Mn6FBIxQ GizsMLcP/0FX4en9NaKGfK6ZdKK6kN1GR9YffMJd2P08EO8mHowmSRe/ExAODhAs9W7XXExw UNCY4pVJyRPpEhv373vvff60bHxc1k/FF9WaPscMt7hlkbFLUs85kHtQAmr8pV5Hy9ezsSRa GzJmiVclkPc2BY592IGBXRDQ38urXeM4nfhhvqA50b/nAEXc6FzqgXqDkEIwR66/Gbp0t3+r yQzpKRyQif3OwE0ETVkGzwEIALyKDN/OGURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYp QTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXMcoJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+ SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hiSvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY 4yG6xI99NIPEVE9lNBXBKIlewIyVlkOaYvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoM Mtsyw18YoX9BqMFInxqYQQ3j/HpVgTSvmo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUX oUk33HEAEQEAAcLAXwQYAQIACQUCTVkGzwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfn M7IbRuiSZS1unlySUVYu3SD6YBYnNi3G5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa3 3eDIHu/zr1HMKErm+2SD6PO9umRef8V82o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCS KmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy 4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJC3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTT QbM0WUIBIcGmq38+OgUsMYu4NzLu7uZFAcmp6h8g Organization: Linaro Developer Services In-Reply-To: <20240221-pcie-qcom-bridge-dts-v1-6-6c6df0f9450d@linaro.org> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 21/02/2024 04:41, Manivannan Sadhasivam wrote: > On Qcom SoCs, the PCIe host bridge is connected to a single PCIe bridge > for each controller instance. Hence, add a node to represent the bridge. > > Signed-off-by: Manivannan Sadhasivam > --- > arch/arm64/boot/dts/qcom/sm8550.dtsi | 20 ++++++++++++++++++++ > 1 file changed, 20 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi > index ee1ba5a8c8fc..3ee11311885f 100644 > --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi > @@ -1754,6 +1754,16 @@ pcie0: pcie@1c00000 { > phy-names = "pciephy"; > > status = "disabled"; > + > + pcie@0 { > + device_type = "pci"; > + reg = <0x0 0x0 0x0 0x0 0x0>; > + bus-range = <0x01 0xff>; > + > + #address-cells = <3>; > + #size-cells = <2>; > + ranges; > + }; > }; > > pcie0_phy: phy@1c06000 { > @@ -1851,6 +1861,16 @@ pcie1: pcie@1c08000 { > phy-names = "pciephy"; > > status = "disabled"; > + > + pcie@0 { > + device_type = "pci"; > + reg = <0x0 0x0 0x0 0x0 0x0>; > + bus-range = <0x01 0xff>; > + > + #address-cells = <3>; > + #size-cells = <2>; > + ranges; > + }; > }; > > pcie1_phy: phy@1c0e000 { > Reviewed-by: Neil Armstrong