From: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
To: Pratyush Anand <pratyush.anand@st.com>
Cc: "Arnd Bergmann (arnd@arndb.de)" <arnd@arndb.de>,
"'Bjorn Helgaas' (bhelgaas@google.com)" <bhelgaas@google.com>,
Mohit KUMAR <mohit.kumar@st.com>,
spear-devel <spear-devel@list.st.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
Mark Nicholson <mark@nicholnet.com>
Subject: Re: [PATCH V8 0/9] PCI: Add SPEAr13xx PCie support
Date: Mon, 07 Jul 2014 17:30:40 +0200 [thread overview]
Message-ID: <8677743.Bty96DiF3F@amdc1032> (raw)
In-Reply-To: <20140522113119.GA2646@pratyush-vbox>
Hi Arnd,
Any update on status of this patchset? Is it OK for it to go through
arm-soc tree or should it be splitted into separate parts which would
go through pci/phy/arm-soc trees?
[ The patchset applies fine to next-20140707 after fixing trivial
reject in drivers/pci/host/Makefile in patch #8. To make it build
the following line from patch #8 needs to be dropped:
+ spin_lock_init(&pp->conf_lock);
]
Best regards,
--
Bartlomiej Zolnierkiewicz
Samsung R&D Institute Poland
Samsung Electronics
On Thursday, May 22, 2014 05:01:19 PM Pratyush Anand wrote:
> Hi Arnd/Bjorn,
>
> On Mon, May 19, 2014 at 07:55:12PM +0800, Mohit KUMAR wrote:
> > Hello Arnd,
> >
> > > -----Original Message-----
> > > From: Mohit KUMAR DCG
> > > Sent: Tuesday, April 15, 2014 5:20 PM
> > > To: spear-devel; linux-kernel@vger.kernel.org; devicetree@vger.kernel.org;
> > > linux-pci@vger.kernel.org; linux-arm-kernel@lists.infradead.org
> > > Cc: Mohit KUMAR DCG
> > > Subject: [PATCH V8 0/9] PCI: Add SPEAr13xx PCie support
> > >
> > > Patch# 1 and 2: Improvement and fixes for SPEAr13xx support.
> > > Patch# 3,4 and 6: Add DT bindings for spear1310/40-miphy, misc and pcie
> > > node Patch# 5: Add spear1310/40-miphy driver and support for spear1310/40
> > > miphy wrapper.
> > > Patch# 7-9: Add SPEAr13xx PCIe driver and dt support.
> > >
> > > These pathes are tested with linux-3.15 tag of arm-soc tree.
> > > Tested with SPEAr1310 evaluation board with:
> > > - INTEL PRO 100/100 EP card
> > > - USB xhci gen2 card
> > > - Above cards connected through LeCROY PTC switch
> > >
> > > Modifications for SATA are tested with SPEAr1340-evb board
> > >
> >
> > I think 3.16 windows is about to close, are you planning to merge this series?
> > Pls let me know if something pending on our part.
>
> If you could let us know the status of this patch series inclusion.
>
> Regards
> Pratyush
>
> >
> > Regards
> > Mohit
> >
> > > Changes since v7:
> > > - Rebase over for-linus-3.15 tag of arm-soc tree so that complete patch series
> > > can be applied cleanly.
> > > - Incorporated few comments on comment style and superfluous comments
> > > Changes since v6:
> > > - Split miphy driver for SPEAr1310 and SPEAr1340
> > > - Some cleanup and incorporated other minor comments Changes since v5:
> > > - Split DT bindings for misc, miphy-40lp and pcie node into sepearte patches
> > > - Merge config options PCIE_SPEAR13XX and PCI_MSI into defconfig patch
> > > - Incorporated other minor comments
> > > Changes since v4:
> > > - Uses per device function pointers passed from .data field to
> > > the of_device_id instead of of_device_is_compatible.
> > > - Incorporated other minor comments from v4
> > >
> > > Changes since v3:
> > > - Phy driver renamed to phy-miphy40lp
> > > - ahci phy hook patch used as suggested by Arnd
> > > - Incorporated other minor comments from v3
> > >
> > > Changes since v2:
> > > - Incorporated comments to move SPEAr13xx PCIe and SATA phy specific
> > > routines to
> > > the phy framework
> > > - Modify ahci driver to include phy hooks
> > > - phy-core driver modifications for subsys_initcall()
> > >
> > > Changes since v1:
> > > - Few patches of the series are already accepted and applied to mainline e.g.
> > > pcie designware driver improvements,fixes for IO translation bug, PCIe dw
> > > driver maintainer. So dropped these from v2.
> > > - Incorporated comment to move the common/reset PCIe code to the
> > > seperate driver
> > > - PCIe and SATA share common PHY configuration registers, so move SATA
> > > platform code to the system config driver Fourth patch is improves pcie
> > > designware driver and fixes the IO translation bug. IO translation bug fix
> > > leads to the working of PCIe EP devices connected to RC through switch.
> > >
> > > Mohit Kumar (1):
> > > SPEAr13xx: defconfig: Update
> > >
> > > Pratyush Anand (8):
> > > clk: SPEAr13XX: Fix pcie clock name
> > > SPEAr13XX: Fix static mapping table
> > > phy: SPEAr1310/40-miphy: Add binding information
> > > SPEAr: misc: Add binding information
> > > phy: SPEAr1310/40-miphy: Add phy driver for PCIe and SATA
> > > SPEAr13XX: Add binding information for PCIe controller
> > > SPEAr13XX: dts: Add PCIe node information
> > > pcie: SPEAr13xx: Add designware wrapper support
> > >
> > > .../devicetree/bindings/arm/spear-misc.txt | 9 +
> > > .../devicetree/bindings/pci/spear13xx-pcie.txt | 14 +
> > > .../devicetree/bindings/phy/st-spear1310-miphy.txt | 12 +
> > > .../devicetree/bindings/phy/st-spear1340-miphy.txt | 11 +
> > > MAINTAINERS | 6 +
> > > arch/arm/boot/dts/spear1310-evb.dts | 4 +
> > > arch/arm/boot/dts/spear1310.dtsi | 93 +++++-
> > > arch/arm/boot/dts/spear1340-evb.dts | 4 +
> > > arch/arm/boot/dts/spear1340.dtsi | 30 ++-
> > > arch/arm/boot/dts/spear13xx.dtsi | 9 +-
> > > arch/arm/configs/spear13xx_defconfig | 16 +
> > > arch/arm/mach-spear/Kconfig | 4 +
> > > arch/arm/mach-spear/include/mach/spear.h | 4 +-
> > > arch/arm/mach-spear/spear1340.c | 127 +------
> > > arch/arm/mach-spear/spear13xx.c | 2 +-
> > > drivers/clk/spear/spear1310_clock.c | 6 +-
> > > drivers/clk/spear/spear1340_clock.c | 2 +-
> > > drivers/pci/host/Kconfig | 8 +
> > > drivers/pci/host/Makefile | 1 +
> > > drivers/pci/host/pcie-spear13xx.c | 407 ++++++++++++++++++++
> > > drivers/phy/Kconfig | 12 +
> > > drivers/phy/Makefile | 2 +
> > > drivers/phy/phy-spear1310-miphy.c | 274 +++++++++++++
> > > drivers/phy/phy-spear1340-miphy.c | 300 ++++++++++++++
> > > 24 files changed, 1218 insertions(+), 139 deletions(-) create mode 100644
> > > Documentation/devicetree/bindings/arm/spear-misc.txt
> > > create mode 100644 Documentation/devicetree/bindings/pci/spear13xx-
> > > pcie.txt
> > > create mode 100644 Documentation/devicetree/bindings/phy/st-
> > > spear1310-miphy.txt
> > > create mode 100644 Documentation/devicetree/bindings/phy/st-
> > > spear1340-miphy.txt
> > > create mode 100644 drivers/pci/host/pcie-spear13xx.c create mode 100644
> > > drivers/phy/phy-spear1310-miphy.c create mode 100644 drivers/phy/phy-
> > > spear1340-miphy.c
next prev parent reply other threads:[~2014-07-07 15:30 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-04-15 11:49 [PATCH V8 0/9] PCI: Add SPEAr13xx PCie support Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 1/9] clk: SPEAr13XX: Fix pcie clock name Mohit Kumar
2014-04-15 11:49 ` Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 2/9] SPEAr13XX: Fix static mapping table Mohit Kumar
2014-04-15 11:49 ` Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 5/9] phy: SPEAr1310/40-miphy: Add phy driver for PCIe and SATA Mohit Kumar
2014-04-15 11:49 ` Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 7/9] SPEAr13XX: dts: Add PCIe node information Mohit Kumar
2014-04-15 11:49 ` Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 8/9] pcie: SPEAr13xx: Add designware wrapper support Mohit Kumar
2014-04-15 11:49 ` Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 9/9] SPEAr13xx: defconfig: Update Mohit Kumar
2014-04-15 11:49 ` Mohit Kumar
[not found] ` <cover.1397555158.git.mohit.kumar-qxv4g6HH51o@public.gmane.org>
2014-04-15 11:43 ` [PATCH V8 3/9] phy: SPEAr1310/40-miphy: Add binding information Mohit Kumar
[not found] ` <323b13ad6a87e6650c00f6e566818fa2ede7be95.1397555158.git.mohit.kumar-qxv4g6HH51o@public.gmane.org>
2014-04-15 14:02 ` Kishon Vijay Abraham I
2014-04-15 11:43 ` [PATCH V8 4/9] SPEAr: misc: " Mohit Kumar
2014-04-15 11:43 ` [PATCH V8 6/9] SPEAr13XX: Add binding information for PCIe controller Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 1/9] clk: SPEAr13XX: Fix pcie clock name Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 2/9] SPEAr13XX: Fix static mapping table Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 5/9] phy: SPEAr1310/40-miphy: Add phy driver for PCIe and SATA Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 7/9] SPEAr13XX: dts: Add PCIe node information Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 8/9] pcie: SPEAr13xx: Add designware wrapper support Mohit Kumar
2014-04-15 11:49 ` [PATCH V8 9/9] SPEAr13xx: defconfig: Update Mohit Kumar
2014-05-19 11:55 ` [PATCH V8 0/9] PCI: Add SPEAr13xx PCie support Mohit KUMAR DCG
2014-05-22 11:31 ` Pratyush Anand
2014-07-07 15:30 ` Bartlomiej Zolnierkiewicz [this message]
2014-07-08 3:51 ` Mohit KUMAR DCG
2014-07-08 4:28 ` Viresh Kumar
[not found] ` <CAOh2x=nGuFNa2vgFv+3j3B6WoHb2EXg+K47Vh4OUFUHS9a7peg-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2014-07-08 5:24 ` Mohit KUMAR DCG
[not found] ` <2CC2A0A4A178534D93D5159BF3BCB661A17A3E4639-8vAmw3ZAcdzhJTuQ9jeba9BPR1lH4CV8@public.gmane.org>
2014-07-08 5:38 ` Viresh Kumar
2014-07-08 7:31 ` Arnd Bergmann
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=8677743.Bty96DiF3F@amdc1032 \
--to=b.zolnierkie@samsung.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=mark@nicholnet.com \
--cc=mohit.kumar@st.com \
--cc=pratyush.anand@st.com \
--cc=spear-devel@list.st.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).