From: Steffen Trumtrar <s.trumtrar@pengutronix.de>
To: Alexandre TORGUE <alexandre.torgue@foss.st.com>
Cc: linux-stm32@st-md-mailman.stormreply.com,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v8 01/10] ARM: dts: stm32: Add alternate pinmux for ethernet
Date: Fri, 05 May 2023 07:48:57 +0200 [thread overview]
Message-ID: <87y1m31g5c.fsf@pengutronix.de> (raw)
In-Reply-To: <ebb3050c-c045-3758-5c23-349ab949340e@foss.st.com>
On 2023-05-02 at 17:20 +02, Alexandre TORGUE <alexandre.torgue@foss.st.com> wrote:
> Hi Steffen
>
> On 4/11/23 10:30, Steffen Trumtrar wrote:
>> Add another option for the ethernet0 pins.
>> It is almost identical to ethernet0_rgmii_pins_c apart from TXD0/1.
>> This is used on the Phycore STM32MP1.
>> Signed-off-by: Steffen Trumtrar <s.trumtrar@pengutronix.de>
>> ---
>> arch/arm/boot/dts/stm32mp15-pinctrl.dtsi | 50 ++++++++++++++++++++++++
>> 1 file changed, 50 insertions(+)
>> diff --git a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
>> b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
>> index a9d2bec990141..1c97db4dbfc6d 100644
>> --- a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
>> +++ b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
>> @@ -341,6 +341,56 @@ pins1 {
>> };
>> };
>> + ethernet0_rgmii_pins_d: rgmii-3 {
>> + pins1 {
>> + pinmux = <STM32_PINMUX('G', 5, AF11)>, /* ETH_RGMII_CLK125 */
>> + <STM32_PINMUX('G', 13, AF11)>, /* ETH_RGMII_TXD0 */
>> + <STM32_PINMUX('G', 14, AF11)>, /* ETH_RGMII_TXD1 */
>> + <STM32_PINMUX('C', 2, AF11)>, /* ETH_RGMII_TXD2 */
>> + <STM32_PINMUX('E', 2, AF11)>, /* ETH_RGMII_TXD3 */
>> + <STM32_PINMUX('B', 11, AF11)>, /* ETH_RGMII_TX_CTL */
>> + <STM32_PINMUX('C', 1, AF11)>; /* ETH_MDC */
>> + bias-disable;
>> + drive-push-pull;
>> + slew-rate = <2>;
>> + };
>> + pins2 {
>> + pinmux = <STM32_PINMUX('A', 2, AF11)>; /* ETH_MDIO */
>> + bias-disable;
>> + drive-push-pull;
>> + slew-rate = <0>;
>> + };
>> + pins3 {
>> + pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH_RGMII_RXD0 */
>> + <STM32_PINMUX('C', 5, AF11)>, /* ETH_RGMII_RXD1 */
>> + <STM32_PINMUX('H', 6, AF11)>, /* ETH_RGMII_RXD2 */
>> + <STM32_PINMUX('B', 1, AF11)>, /* ETH_RGMII_RXD3 */
>> + <STM32_PINMUX('A', 1, AF11)>, /* ETH_RGMII_RX_CLK */
>> + <STM32_PINMUX('A', 7, AF11)>; /* ETH_RGMII_RX_CTL */
>> + bias-disable;
>> + };
>> + };
>> +
>> + ethernet0_rgmii_sleep_pins_d: rgmii-sleep-8 {
>
> Mistake here, it should be rgmii-sleep-3
Meh, good catch. You're right of course, will send a v9.
Thanks,
Steffen
--
Pengutronix e.K. | Dipl.-Inform. Steffen Trumtrar |
Steuerwalder Str. 21 | https://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686| Fax: +49-5121-206917-5555 |
next prev parent reply other threads:[~2023-05-05 5:50 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-11 8:30 [PATCH v8 00/10] ARM: stm32: add support for Phycore STM32MP1 Steffen Trumtrar
2023-04-11 8:30 ` [PATCH v8 01/10] ARM: dts: stm32: Add alternate pinmux for ethernet Steffen Trumtrar
2023-05-02 15:20 ` Alexandre TORGUE
2023-05-05 5:48 ` Steffen Trumtrar [this message]
2023-04-11 8:30 ` [PATCH v8 02/10] ARM: dts: stm32: Add alternate pinmux for sai2b Steffen Trumtrar
2023-04-11 8:30 ` [PATCH v8 03/10] ARM: dts: stm32: Add new pinmux for sdmmc1_b4 Steffen Trumtrar
2023-04-11 8:30 ` [PATCH v8 04/10] ARM: dts: stm32: Add new pinmux for sdmmc2_d47 Steffen Trumtrar
2023-04-11 8:30 ` [PATCH v8 05/10] ARM: dts: stm32: Add pinmux for USART1 pins Steffen Trumtrar
2023-04-11 8:30 ` [PATCH v8 06/10] ARM: dts: stm32: Add idle/sleep pinmux for USART3 Steffen Trumtrar
2023-04-11 8:30 ` [PATCH v8 07/10] ARM: dts: stm32: Add sleep pinmux for SPI1 pins_a Steffen Trumtrar
2023-04-11 8:30 ` [PATCH v8 08/10] dt-bindings: arm: stm32: Add Phytec STM32MP1 board Steffen Trumtrar
2023-04-11 8:30 ` [PATCH v8 09/10] ARM: dts: stm32: add STM32MP1-based Phytec SoM Steffen Trumtrar
2023-04-11 8:30 ` [PATCH v8 10/10] ARM: dts: stm32: add STM32MP1-based Phytec board Steffen Trumtrar
2023-05-02 11:02 ` [Linux-stm32] [PATCH v8 00/10] ARM: stm32: add support for Phycore STM32MP1 Steffen Trumtrar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87y1m31g5c.fsf@pengutronix.de \
--to=s.trumtrar@pengutronix.de \
--cc=alexandre.torgue@foss.st.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mcoquelin.stm32@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).