From: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>
To: Imran Shaik <imran.shaik@oss.qualcomm.com>,
Bjorn Andersson <andersson@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
Brian Masney <bmasney@redhat.com>,
Philipp Zabel <p.zabel@pengutronix.de>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>
Cc: Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
Taniya Das <taniya.das@oss.qualcomm.com>,
Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org
Subject: Re: [PATCH v2 1/4] clk: qcom: common: Register reset controller only when resets are present
Date: Thu, 9 Jul 2026 13:18:25 +0300 [thread overview]
Message-ID: <89cc9f43-891d-4ef6-948f-37341c04411e@linaro.org> (raw)
In-Reply-To: <20260708-shikra-audiocorecc-v2-1-b320d822cdd0@oss.qualcomm.com>
On 7/8/26 21:25, Imran Shaik wrote:
> Some clock controller descriptors do not define resets. Avoid registering
> a reset controller in such cases by checking desc->num_resets.
>
> Signed-off-by: Imran Shaik <imran.shaik@oss.qualcomm.com>
> ---
> drivers/clk/qcom/common.c | 24 +++++++++++++-----------
> 1 file changed, 13 insertions(+), 11 deletions(-)
>
> diff --git a/drivers/clk/qcom/common.c b/drivers/clk/qcom/common.c
> index eec369d2173b5ce24bc1ca860d2ac1bbdce04524..be9b6ebb2fffde05e3f209571c53b601d823d479 100644
> --- a/drivers/clk/qcom/common.c
> +++ b/drivers/clk/qcom/common.c
> @@ -359,17 +359,19 @@ int qcom_cc_really_probe(struct device *dev,
> qcom_cc_clk_regs_configure(dev, desc->driver_data, regmap);
> }
>
> - reset = &cc->reset;
> - reset->rcdev.of_node = dev->of_node;
> - reset->rcdev.ops = &qcom_reset_ops;
> - reset->rcdev.owner = dev->driver->owner;
> - reset->rcdev.nr_resets = desc->num_resets;
> - reset->regmap = regmap;
> - reset->reset_map = desc->resets;
> -
> - ret = devm_reset_controller_register(dev, &reset->rcdev);
> - if (ret)
> - goto put_rpm;
> + if (desc->num_resets) {
> + reset = &cc->reset;
> + reset->rcdev.of_node = dev->of_node;
> + reset->rcdev.ops = &qcom_reset_ops;
> + reset->rcdev.owner = dev->driver->owner;
> + reset->rcdev.nr_resets = desc->num_resets;
> + reset->regmap = regmap;
> + reset->reset_map = desc->resets;
> +
> + ret = devm_reset_controller_register(dev, &reset->rcdev);
> + if (ret)
> + goto put_rpm;
> + }
>
> if (desc->gdscs && desc->num_gdscs) {
> scd = devm_kzalloc(dev, sizeof(*scd), GFP_KERNEL);
>
Reviewed-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>
--
Best wishes,
Vladimir
next prev parent reply other threads:[~2026-07-09 10:18 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-08 18:25 [PATCH v2 0/4] clk: qcom: Add Audio Core clock controller support on Qualcomm Shikra SoC Imran Shaik
2026-07-08 18:25 ` [PATCH v2 1/4] clk: qcom: common: Register reset controller only when resets are present Imran Shaik
2026-07-09 10:18 ` Vladimir Zapolskiy [this message]
2026-07-09 10:28 ` Dmitry Baryshkov
2026-07-09 10:45 ` Konrad Dybcio
2026-07-08 18:25 ` [PATCH v2 2/4] dt-bindings: clock: qcom: Add Qualcomm Shikra AudioCoreCC and AudioCoreCSR Imran Shaik
2026-07-08 18:25 ` [PATCH v2 3/4] clk: qcom: Add Audio Core clock controller support on Qualcomm Shikra SoC Imran Shaik
2026-07-09 10:28 ` Dmitry Baryshkov
2026-07-09 12:00 ` Konrad Dybcio
2026-07-12 22:21 ` Uwe Kleine-König
2026-07-08 18:25 ` [PATCH v2 4/4] arm64: dts: qcom: shikra: Add support for AudioCoreCC and AudioCoreCSR nodes Imran Shaik
2026-07-09 12:00 ` Konrad Dybcio
2026-07-13 12:07 ` Imran Shaik
2026-07-13 12:14 ` Konrad Dybcio
2026-07-13 12:31 ` Imran Shaik
2026-07-09 12:01 ` Konrad Dybcio
2026-07-13 12:12 ` Imran Shaik
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=89cc9f43-891d-4ef6-948f-37341c04411e@linaro.org \
--to=vladimir.zapolskiy@linaro.org \
--cc=ajit.pandey@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=bmasney@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=imran.shaik@oss.qualcomm.com \
--cc=jagadeesh.kona@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=taniya.das@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox