From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
To: Johan Hovold <johan+linaro@kernel.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Stanimir Varbanov <svarbanov@mm-sol.com>,
Lorenzo Pieralisi <lpieralisi@kernel.org>
Cc: "Rob Herring" <robh+dt@kernel.org>,
"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>,
"Andy Gross" <agross@kernel.org>,
"Bjorn Andersson" <bjorn.andersson@linaro.org>,
"Konrad Dybcio" <konrad.dybcio@somainline.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>,
linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
"Rob Herring" <robh@kernel.org>
Subject: Re: [PATCH v2 7/8] PCI: qcom: Clean up IP configurations
Date: Mon, 18 Jul 2022 13:39:32 +0300 [thread overview]
Message-ID: <91edff9a-53f2-647b-04a8-76d15f22a8f2@linaro.org> (raw)
In-Reply-To: <20220714071348.6792-8-johan+linaro@kernel.org>
On 14/07/2022 10:13, Johan Hovold wrote:
> The various IP versions have different configurations that are encoded
> in separate sets of operation callbacks. Currently, there is no need for
> also maintaining corresponding sets of data parameters, but it is
> conceivable that these may again be found useful (e.g. to implement
> minor variations of the operation callbacks).
>
> Rename the default configuration structures after the IP version they
> apply to so that they can more easily be reused by different SoCs.
>
> Note that SoC specific configurations can be added later if need arises
> (e.g. cfg_sc8280xp).
>
> Reviewed-by: Rob Herring <robh@kernel.org>
> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
> Signed-off-by: Johan Hovold <johan+linaro@kernel.org>
If we have nothing left in the qcom_pcie_cfg other than the .ops, what
about dropping the qcom_pcie_cfg completely and using the qcom_pcie_ops
as match data?
This patch is nevertheless:
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
> ---
> drivers/pci/controller/dwc/pcie-qcom.c | 89 +++++++++-----------------
> 1 file changed, 29 insertions(+), 60 deletions(-)
>
> diff --git a/drivers/pci/controller/dwc/pcie-qcom.c b/drivers/pci/controller/dwc/pcie-qcom.c
> index 1339f05bee65..8dddb72f8647 100644
> --- a/drivers/pci/controller/dwc/pcie-qcom.c
> +++ b/drivers/pci/controller/dwc/pcie-qcom.c
> @@ -1606,66 +1606,35 @@ static const struct qcom_pcie_ops ops_2_9_0 = {
> .ltssm_enable = qcom_pcie_2_3_2_ltssm_enable,
> };
>
> -static const struct qcom_pcie_cfg apq8084_cfg = {
> +static const struct qcom_pcie_cfg cfg_1_0_0 = {
> .ops = &ops_1_0_0,
> };
>
> -static const struct qcom_pcie_cfg ipq8064_cfg = {
> +static const struct qcom_pcie_cfg cfg_1_9_0 = {
> + .ops = &ops_1_9_0,
> +};
> +
> +static const struct qcom_pcie_cfg cfg_2_1_0 = {
> .ops = &ops_2_1_0,
> };
>
> -static const struct qcom_pcie_cfg msm8996_cfg = {
> +static const struct qcom_pcie_cfg cfg_2_3_2 = {
> .ops = &ops_2_3_2,
> };
>
> -static const struct qcom_pcie_cfg ipq8074_cfg = {
> +static const struct qcom_pcie_cfg cfg_2_3_3 = {
> .ops = &ops_2_3_3,
> };
>
> -static const struct qcom_pcie_cfg ipq4019_cfg = {
> +static const struct qcom_pcie_cfg cfg_2_4_0 = {
> .ops = &ops_2_4_0,
> };
>
> -static const struct qcom_pcie_cfg sa8540p_cfg = {
> - .ops = &ops_1_9_0,
> -};
> -
> -static const struct qcom_pcie_cfg sc8280xp_cfg = {
> - .ops = &ops_1_9_0,
> -};
> -
> -static const struct qcom_pcie_cfg sdm845_cfg = {
> +static const struct qcom_pcie_cfg cfg_2_7_0 = {
> .ops = &ops_2_7_0,
> };
>
> -static const struct qcom_pcie_cfg sm8150_cfg = {
> - /* sm8150 has qcom IP rev 1.5.0. However 1.5.0 ops are same as
> - * 1.9.0, so reuse the same.
> - */
> - .ops = &ops_1_9_0,
> -};
> -
> -static const struct qcom_pcie_cfg sm8250_cfg = {
> - .ops = &ops_1_9_0,
> -};
> -
> -static const struct qcom_pcie_cfg sm8450_pcie0_cfg = {
> - .ops = &ops_1_9_0,
> -};
> -
> -static const struct qcom_pcie_cfg sm8450_pcie1_cfg = {
> - .ops = &ops_1_9_0,
> -};
> -
> -static const struct qcom_pcie_cfg sc7280_cfg = {
> - .ops = &ops_1_9_0,
> -};
> -
> -static const struct qcom_pcie_cfg sc8180x_cfg = {
> - .ops = &ops_1_9_0,
> -};
> -
> -static const struct qcom_pcie_cfg ipq6018_cfg = {
> +static const struct qcom_pcie_cfg cfg_2_9_0 = {
> .ops = &ops_2_9_0,
> };
>
> @@ -1780,24 +1749,24 @@ static int qcom_pcie_remove(struct platform_device *pdev)
> }
>
> static const struct of_device_id qcom_pcie_match[] = {
> - { .compatible = "qcom,pcie-apq8084", .data = &apq8084_cfg },
> - { .compatible = "qcom,pcie-ipq8064", .data = &ipq8064_cfg },
> - { .compatible = "qcom,pcie-ipq8064-v2", .data = &ipq8064_cfg },
> - { .compatible = "qcom,pcie-apq8064", .data = &ipq8064_cfg },
> - { .compatible = "qcom,pcie-msm8996", .data = &msm8996_cfg },
> - { .compatible = "qcom,pcie-ipq8074", .data = &ipq8074_cfg },
> - { .compatible = "qcom,pcie-ipq4019", .data = &ipq4019_cfg },
> - { .compatible = "qcom,pcie-qcs404", .data = &ipq4019_cfg },
> - { .compatible = "qcom,pcie-sa8540p", .data = &sa8540p_cfg },
> - { .compatible = "qcom,pcie-sdm845", .data = &sdm845_cfg },
> - { .compatible = "qcom,pcie-sm8150", .data = &sm8150_cfg },
> - { .compatible = "qcom,pcie-sm8250", .data = &sm8250_cfg },
> - { .compatible = "qcom,pcie-sc8180x", .data = &sc8180x_cfg },
> - { .compatible = "qcom,pcie-sc8280xp", .data = &sc8280xp_cfg },
> - { .compatible = "qcom,pcie-sm8450-pcie0", .data = &sm8450_pcie0_cfg },
> - { .compatible = "qcom,pcie-sm8450-pcie1", .data = &sm8450_pcie1_cfg },
> - { .compatible = "qcom,pcie-sc7280", .data = &sc7280_cfg },
> - { .compatible = "qcom,pcie-ipq6018", .data = &ipq6018_cfg },
> + { .compatible = "qcom,pcie-apq8084", .data = &cfg_1_0_0 },
> + { .compatible = "qcom,pcie-ipq8064", .data = &cfg_2_1_0 },
> + { .compatible = "qcom,pcie-ipq8064-v2", .data = &cfg_2_1_0 },
> + { .compatible = "qcom,pcie-apq8064", .data = &cfg_2_1_0 },
> + { .compatible = "qcom,pcie-msm8996", .data = &cfg_2_3_2 },
> + { .compatible = "qcom,pcie-ipq8074", .data = &cfg_2_3_3 },
> + { .compatible = "qcom,pcie-ipq4019", .data = &cfg_2_4_0 },
> + { .compatible = "qcom,pcie-qcs404", .data = &cfg_2_4_0 },
> + { .compatible = "qcom,pcie-sa8540p", .data = &cfg_1_9_0 },
> + { .compatible = "qcom,pcie-sdm845", .data = &cfg_2_7_0 },
> + { .compatible = "qcom,pcie-sm8150", .data = &cfg_1_9_0 },
> + { .compatible = "qcom,pcie-sm8250", .data = &cfg_1_9_0 },
> + { .compatible = "qcom,pcie-sc8180x", .data = &cfg_1_9_0 },
> + { .compatible = "qcom,pcie-sc8280xp", .data = &cfg_1_9_0 },
> + { .compatible = "qcom,pcie-sm8450-pcie0", .data = &cfg_1_9_0 },
> + { .compatible = "qcom,pcie-sm8450-pcie1", .data = &cfg_1_9_0 },
> + { .compatible = "qcom,pcie-sc7280", .data = &cfg_1_9_0 },
> + { .compatible = "qcom,pcie-ipq6018", .data = &cfg_2_9_0 },
> { }
> };
> MODULE_DEVICE_TABLE(of, qcom_pcie_match);
--
With best wishes
Dmitry
next prev parent reply other threads:[~2022-07-18 10:39 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-14 7:13 [PATCH v2 0/8] PCI: qcom: Add support for SC8280XP and SA8540P Johan Hovold
2022-07-14 7:13 ` [PATCH v2 1/8] dt-bindings: PCI: qcom: Enumerate platforms with single msi interrupt Johan Hovold
2022-07-14 10:44 ` Krzysztof Kozlowski
2022-07-14 7:13 ` [PATCH v2 2/8] dt-bindings: PCI: qcom: Add SC8280XP to binding Johan Hovold
2022-07-14 7:13 ` [PATCH v2 3/8] dt-bindings: PCI: qcom: Add SA8540P " Johan Hovold
2022-07-14 14:29 ` Brian Masney
2022-07-14 7:13 ` [PATCH v2 4/8] PCI: qcom: Add support for SC8280XP Johan Hovold
2022-07-14 7:13 ` [PATCH v2 5/8] PCI: qcom: Add support for SA8540P Johan Hovold
2022-07-14 14:30 ` Brian Masney
2022-07-14 7:13 ` [PATCH v2 6/8] PCI: qcom: Make all optional clocks optional Johan Hovold
2022-07-14 14:31 ` Brian Masney
2022-07-18 10:37 ` Dmitry Baryshkov
2022-07-14 7:13 ` [PATCH v2 7/8] PCI: qcom: Clean up IP configurations Johan Hovold
2022-07-14 14:42 ` Brian Masney
2022-07-18 10:39 ` Dmitry Baryshkov [this message]
2022-07-18 12:00 ` Johan Hovold
2022-07-14 7:13 ` [PATCH v2 8/8] PCI: qcom: Sort device-id table Johan Hovold
2022-07-14 14:27 ` Brian Masney
2022-07-15 7:43 ` Johan Hovold
2022-07-15 9:26 ` Brian Masney
2022-08-16 16:06 ` Lorenzo Pieralisi
2022-08-18 20:05 ` Andrew Halaney
2022-08-19 7:46 ` Lorenzo Pieralisi
2022-08-22 12:45 ` Johan Hovold
2022-07-15 22:37 ` [PATCH v2 0/8] PCI: qcom: Add support for SC8280XP and SA8540P Bjorn Helgaas
2022-07-18 10:16 ` Johan Hovold
2022-07-18 7:49 ` Stanimir Varbanov
2022-07-18 10:18 ` Johan Hovold
2022-07-18 10:51 ` Johan Hovold
2022-08-19 8:40 ` Lorenzo Pieralisi
2022-08-22 12:52 ` Johan Hovold
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=91edff9a-53f2-647b-04a8-76d15f22a8f2@linaro.org \
--to=dmitry.baryshkov@linaro.org \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=johan+linaro@kernel.org \
--cc=konrad.dybcio@somainline.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=svarbanov@mm-sol.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).