From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2839D17C22D for ; Thu, 30 May 2024 14:38:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717079916; cv=none; b=OtlSRjWGHFSQM0DXI44+MUxzfi7HOp6Q0G4oA5ntlvOzvjioTvLykrm/Bsz0zy6yRJ0DaPkJHfi9E/NSx+I8217op1SNbPBFgNwwgQrxikC09WffeHdvjgSfV607ysjNy/0uww15ajLJSRghaT7y2n5uWNC567xL+Jht9eScdVI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717079916; c=relaxed/simple; bh=H6kbJAMgSyiK2Mm362YL1uVRFh8mkzI+q2iR1ROJpTg=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=NYN1q3p3ZMuDRuHhMTDmlsdH9jIBcR+lChXjoTDo2IMAhwLS80lwWloIMfQkeQdKrbrbfi+JXfJbu3E128o7c21HvPHizMPsvF901UnX5z5QL0Jjqdlr2FwGrRF2s/0TpILG6NjQc8vS6mjWhrb7ZNzrC5V/xXG1WOyw7iTxb1o= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=sInuQO+n; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="sInuQO+n" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-42115de211aso1169945e9.2 for ; Thu, 30 May 2024 07:38:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1717079913; x=1717684713; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=lCqk0Wbl0C/qkffAR5D1GSnGrOBHuEfWLT6qcnFKC74=; b=sInuQO+nBoq3aLpAlYrsQgUkiQrAbbqRyB+9VZ5PVCRag4oWSgZv+NOkyfId//4HDc cjdtbQUp7iXJGaGgYIF2wmPNpjcwhsNVBTUbUWAINectGTciOeBRYx0fNQL/Kx7ZhxRE n7hmKwo7wJdMhyAVdXmKms1mqcELViZZrBA9GpaMn8HkDV9y6EqrS6j8m4RwmEWsS86V iSTnp01nITZoHQ6uIuIfudWS4nnkkWZKnpBKSMhALvDrEitrvSLPN37R6zZQgI+FrQ0L A1ZHU4f8yMXh9hJsPBTLpFSgwWXLSM0A/MK7DF6mbV5dBIzcY0EhA2Z1s0ULeXhyc50Z FisQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1717079913; x=1717684713; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=lCqk0Wbl0C/qkffAR5D1GSnGrOBHuEfWLT6qcnFKC74=; b=DA6C+aCZaw0EGT9XbqcRmtxd7MNpaIs3Cumq56PptrdpZ/jrwAgcbiscm/nUan8n5q oevCxmrSpIs8S94v25odtdLOzEafCr7SCOhmyP8dSTaHqEtWgIAcn7LusPHQunrLhz6n S0Wj5w+egvhgrCd8A+b+nFRuv+pNU9h/Nfx35r3CQxILqC3coQsZOfTFu5UP64K6DVtB 78rwJ/55iO3lPs1VYKAxatRgQF/Vx6hg3sYL2lB5pT5QKll6v1QHOdseNTAUD+6FGT3k tSslMOxZNififqKlB2KYMVzkIuYeMHB+Ap1WgmM2cQZcd0n6CGohcivBW0vWkJQaLqs4 ogFw== X-Forwarded-Encrypted: i=1; AJvYcCXCiDr6S4vENrMgeyBdXKG/wh6WlN9eWDh84aZvTFZdyB47hHAbIljxlo4yUmhKJHh7SeAf4RgD3+IChNRcyDq9sF5jyVF/6H++UQ== X-Gm-Message-State: AOJu0YyXgQiDAlUhR9gfM1de2aUdI/X0c1mzavhMbVEwCII+KIE2VdHy sL86BL9lo+bRFlHp2ufqThCwuWUz64n/fnC7hSN9zzReyitv9J+5zM1L0qu74Nc= X-Google-Smtp-Source: AGHT+IFlbatkP5YNI0+cCdIM7/+OIHMvdLvagld1bA6xjJeK+Uh1NabWQhxIBQr5mw7eUxpTgrJABw== X-Received: by 2002:a05:600c:3b99:b0:418:1303:c3d1 with SMTP id 5b1f17b1804b1-4212793612bmr20925615e9.3.1717079913490; Thu, 30 May 2024 07:38:33 -0700 (PDT) Received: from ?IPV6:2a01:e0a:999:a3a0:1c45:973a:b74b:ef3c? ([2a01:e0a:999:a3a0:1c45:973a:b74b:ef3c]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4212706ea02sm27143985e9.30.2024.05.30.07.38.32 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 30 May 2024 07:38:33 -0700 (PDT) Message-ID: <920cc061-f5bf-4eae-88b9-7b7c2b32ed53@rivosinc.com> Date: Thu, 30 May 2024 16:38:31 +0200 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v5 02/16] riscv: add ISA extension parsing for Zimop To: Charlie Jenkins Cc: Jonathan Corbet , Paul Walmsley , Palmer Dabbelt , Albert Ou , Conor Dooley , Rob Herring , Krzysztof Kozlowski , Anup Patel , Shuah Khan , Atish Patra , linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-kselftest@vger.kernel.org References: <20240517145302.971019-1-cleger@rivosinc.com> <20240517145302.971019-3-cleger@rivosinc.com> <4d23f17e-cc1e-45e3-9ca2-a884baacf207@rivosinc.com> Content-Language: en-US From: =?UTF-8?B?Q2zDqW1lbnQgTMOpZ2Vy?= In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit On 30/05/2024 16:37, Charlie Jenkins wrote: > On Thu, May 30, 2024 at 10:12:39AM +0200, Clément Léger wrote: >> >> >> On 30/05/2024 00:21, Charlie Jenkins wrote: >>> On Wed, May 29, 2024 at 03:08:39PM -0700, Charlie Jenkins wrote: >>>> On Fri, May 17, 2024 at 04:52:42PM +0200, Clément Léger wrote: >>>>> Add parsing for Zimop ISA extension which was ratified in commit >>>>> 58220614a5f of the riscv-isa-manual. >>>>> >>>>> Signed-off-by: Clément Léger >>>>> --- >>>>> arch/riscv/include/asm/hwcap.h | 1 + >>>>> arch/riscv/kernel/cpufeature.c | 1 + >>>>> 2 files changed, 2 insertions(+) >>>>> >>>>> diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h >>>>> index 1f2d2599c655..b1896dade74c 100644 >>>>> --- a/arch/riscv/include/asm/hwcap.h >>>>> +++ b/arch/riscv/include/asm/hwcap.h >>>>> @@ -80,6 +80,7 @@ >>>>> #define RISCV_ISA_EXT_ZFA 71 >>>>> #define RISCV_ISA_EXT_ZTSO 72 >>>>> #define RISCV_ISA_EXT_ZACAS 73 >>>>> +#define RISCV_ISA_EXT_ZIMOP 74 >>>> >>>> Since my changes for removing xandespmu haven't landed here yet I think >>>> you should keep RISCV_ISA_EXT_XANDESPMU in the diff here and make >>>> RISCV_ISA_EXT_ZIMOP have a key of 75. Palmer can probably resolve the >>>> conflicting keys when these two series are merged. >>>> >>>> - Charlie >>> >>> I missed that other patches in this series were based off my >>> xtheadvector changes. It's not in the cover letter that there is a >>> dependency though. What do you need from that series for this series to >>> work? >> >> Hey Charlie, I'm not based directly on any of your series, but on >> riscv/for-next which probably already contains your patches. >> >> Clément > > There was some churn here so I didn't expect those to be merged, it > looks like a subset of the patches were added to riscv/for-next, sorry > for the confusion! No worries, it seems strange indeed that some of them were merged but not the other :/ > > Reviewed-by: Charlie Jenkins Thanks ! > >> >>> >>> - Charlie >>> >>>> >>>>> >>>>> #define RISCV_ISA_EXT_XLINUXENVCFG 127 >>>>> >>>>> diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c >>>>> index 2993318b8ea2..41f8ae22e7a0 100644 >>>>> --- a/arch/riscv/kernel/cpufeature.c >>>>> +++ b/arch/riscv/kernel/cpufeature.c >>>>> @@ -241,6 +241,7 @@ const struct riscv_isa_ext_data riscv_isa_ext[] = { >>>>> __RISCV_ISA_EXT_DATA(zihintntl, RISCV_ISA_EXT_ZIHINTNTL), >>>>> __RISCV_ISA_EXT_DATA(zihintpause, RISCV_ISA_EXT_ZIHINTPAUSE), >>>>> __RISCV_ISA_EXT_DATA(zihpm, RISCV_ISA_EXT_ZIHPM), >>>>> + __RISCV_ISA_EXT_DATA(zimop, RISCV_ISA_EXT_ZIMOP), >>>>> __RISCV_ISA_EXT_DATA(zacas, RISCV_ISA_EXT_ZACAS), >>>>> __RISCV_ISA_EXT_DATA(zfa, RISCV_ISA_EXT_ZFA), >>>>> __RISCV_ISA_EXT_DATA(zfh, RISCV_ISA_EXT_ZFH), >>>>> -- >>>>> 2.43.0 >>>>> >>>>> >>>>> _______________________________________________ >>>>> linux-riscv mailing list >>>>> linux-riscv@lists.infradead.org >>>>> http://lists.infradead.org/mailman/listinfo/linux-riscv >>>>