From: Andrew Davis <afd@ti.com>
To: Judith Mendez <jm@ti.com>, Nishanth Menon <nm@ti.com>,
Vignesh Raghavendra <vigneshr@ti.com>
Cc: Tero Kristo <kristo@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
Hari Nagalla <hnagalla@ti.com>, Beleswar Padhi <b-padhi@ti.com>,
Markus Schneider-Pargmann <msp@baylibre.com>
Subject: Re: [PATCH v6 11/11] arm64: dts: ti: k3-am64: Reserve timers used by MCU FW
Date: Mon, 7 Apr 2025 07:35:57 -0500 [thread overview]
Message-ID: <956c0598-9934-4295-87af-ef86f4eabd94@ti.com> (raw)
In-Reply-To: <20250405001518.1315273-12-jm@ti.com>
On 4/4/25 7:15 PM, Judith Mendez wrote:
> From: Hari Nagalla <hnagalla@ti.com>
>
> AM64x device has 4 R5F cores in the main domain. TI MCU firmware uses
> main domain timers as tick timers in these firmwares. Hence keep them
> as reserved in the Linux device tree.
>
> Signed-off-by: Hari Nagalla <hnagalla@ti.com>
> Signed-off-by: Judith Mendez <jm@ti.com>
> ---
> arch/arm64/boot/dts/ti/k3-am642-evm.dts | 17 +++++++++++++++++
> arch/arm64/boot/dts/ti/k3-am642-sk.dts | 17 +++++++++++++++++
> 2 files changed, 34 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/ti/k3-am642-evm.dts
> index f8ec40523254b..68bd6b806f8f0 100644
> --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts
> +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts
> @@ -796,6 +796,23 @@ &mcu_m4fss {
> status = "okay";
> };
>
> +/* main_timers 8-11 are used by TI MCU FW */
Can you make this comment per-core and explain which core
each timer is reserved for? Makes it easier on me in Zephyr
to point out why we use the timers that we do, something
like:
/* main_timer8 is reserved for mcu_r5fss0_core0 */
Andrew
> +&main_timer8 {
> + status = "reserved";
> +};
> +
> +&main_timer9 {
> + status = "reserved";
> +};
> +
> +&main_timer10 {
> + status = "reserved";
> +};
> +
> +&main_timer11 {
> + status = "reserved";
> +};
> +
> &serdes_ln_ctrl {
> idle-states = <AM64_SERDES0_LANE0_PCIE0>;
> };
> diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/ti/k3-am642-sk.dts
> index 33e421ec18abb..07fbdf2400d23 100644
> --- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts
> +++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts
> @@ -710,6 +710,23 @@ &mcu_m4fss {
> status = "okay";
> };
>
> +/* main_timers 8-11 are used by TI MCU FW */
> +&main_timer8 {
> + status = "reserved";
> +};
> +
> +&main_timer9 {
> + status = "reserved";
> +};
> +
> +&main_timer10 {
> + status = "reserved";
> +};
> +
> +&main_timer11 {
> + status = "reserved";
> +};
> +
> &ecap0 {
> status = "okay";
> /* PWM is available on Pin 1 of header J3 */
next prev parent reply other threads:[~2025-04-07 12:36 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-05 0:15 [PATCH v6 00/11] Add R5F and C7xv device nodes Judith Mendez
2025-04-05 0:15 ` [PATCH v6 01/11] arm64: dts: ti: k3-am62: Add ATCM and BTCM cbass ranges Judith Mendez
2025-04-05 0:15 ` [PATCH v6 02/11] arm64: dts: ti: k3-am62-wakeup: Add wakeup R5F node Judith Mendez
2025-04-05 0:15 ` [PATCH v6 03/11] arm64: dts: ti: k3-am62a-mcu: Add R5F remote proc node Judith Mendez
2025-04-05 0:15 ` [PATCH v6 04/11] arm64: dts: ti: k3-am62a-wakeup: Add R5F device node Judith Mendez
2025-04-05 0:15 ` [PATCH v6 05/11] arm64: dts: ti: k3-am62a-main: Add C7xv " Judith Mendez
2025-04-05 0:15 ` [PATCH v6 06/11] arm64: dts: ti: k3-am62a7-sk: Enable IPC with remote processors Judith Mendez
[not found] ` <6868f593-0728-4e92-a57b-87db6a0037f6@ti>
2025-04-07 14:13 ` Judith Mendez
2025-04-07 15:58 ` Andrew Davis
2025-04-10 9:00 ` Devarsh Thakkar
2025-04-10 10:18 ` Jai Luthra
2025-04-10 11:38 ` Devarsh Thakkar
2025-04-10 18:22 ` Andrew Davis
2025-04-11 4:50 ` Beleswar Prasad Padhi
2025-04-11 6:45 ` Jai Luthra
2025-04-08 4:00 ` Beleswar Prasad Padhi
2025-04-09 22:32 ` Judith Mendez
2025-04-10 8:55 ` Beleswar Prasad Padhi
2025-04-10 17:44 ` Judith Mendez
2025-04-11 4:36 ` Beleswar Prasad Padhi
2025-04-10 17:50 ` Andrew Davis
2025-04-11 4:12 ` Beleswar Prasad Padhi
2025-04-05 0:15 ` [PATCH v6 07/11] arm64: dts: ti: k3-am62p5-sk: " Judith Mendez
2025-04-05 0:15 ` [PATCH v6 08/11] arm64: dts: ti: k3-am62x-sk-common: " Judith Mendez
2025-04-05 0:15 ` [PATCH v6 09/11] arm64: dts: ti: k3-am62a7-sk: Reserve main_timer2 for C7x DSP Judith Mendez
2025-04-05 0:15 ` [PATCH v6 10/11] arm64: dts: ti: k3-am62a7-sk: Reserve main_rti4 " Judith Mendez
2025-04-05 0:15 ` [PATCH v6 11/11] arm64: dts: ti: k3-am64: Reserve timers used by MCU FW Judith Mendez
2025-04-07 12:35 ` Andrew Davis [this message]
2025-04-07 14:38 ` Judith Mendez
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=956c0598-9934-4295-87af-ef86f4eabd94@ti.com \
--to=afd@ti.com \
--cc=b-padhi@ti.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=hnagalla@ti.com \
--cc=jm@ti.com \
--cc=kristo@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=msp@baylibre.com \
--cc=nm@ti.com \
--cc=robh@kernel.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox