From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 39D2129AAFE for ; Sat, 16 Aug 2025 10:47:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755341239; cv=none; b=rqqkfTBxPfF9gEt1r0ReXxRZypoSS6nFLEX7Km4hWdk52ofvKg5y8kYmynH9Kgqw14slCEeJMDUjbxnmFjWKp7NeEpcMgTvoDb1pEFeCeO+U3kIKAHnkdrLoqpg7tYIsFZzbi8ZlKllUNHIquZ8OwcYqAv47ZOILpnM51azLGgI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755341239; c=relaxed/simple; bh=fyrnp2G3Ydck/VjXXAZySzmhvFr0osu+dU28HaR/Aig=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=sZBISoGDBh3KDxlr8WZH+hqhxo3PsupG9GbSD6ooR4WM+Stsq5rYZJiBkg+IIU1DnzHP8gBYZcjVrLMdNrx+BKVyqIpX64kGF06HBu02BFwEedSuAhY3IVz7SUvqfpOMvwcFHvLnSjVEKs9eAVWhUbYXiAJeL/NFkap7pokIf3A= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=kfgstkYi; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="kfgstkYi" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-45a1b00f23eso14355685e9.0 for ; Sat, 16 Aug 2025 03:47:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1755341236; x=1755946036; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=8KLQMXDCWuJhcgQgQnyLb1KMnCRmFUpDqVZgzOKpGBQ=; b=kfgstkYiv66DuC8qirldPIiycCgf68F9ctuG03i14CB/hOq606L4/GHzBwEfRFI1RI hLNfHBRbQz3y9AJVRuiOzTH1Yr0M1WXwXOmGl3iAvsNkTEiFdYq3C+YOHYR77HDyhJAJ 1WabpTKDWf5IQcLC/earoH4K/NLqFHAqvpW9sH13LvhppsZ+C9TPTmqL/BLpmDMMfO60 nak/uEPFv3s+Xb+9cXm8428AWjGBUGcxQIPuwq9dB++BFG0GlXwfilmHX6nwB4pmL9hl HSMMU2qii7PXtqstBQEe1T4CQMfTU/Fa5so2rBP6m+V1PC6duGaF1YGpmSENoeYLvigU Z0eA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755341236; x=1755946036; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=8KLQMXDCWuJhcgQgQnyLb1KMnCRmFUpDqVZgzOKpGBQ=; b=NekPA093S8m+q9GEr4MW2b+B17rwtTB5X3lFB9yI/g64TaNSjtoFJcZ9SF7CuVdwr7 cuu9Gd7CpqcalNyNyb9BGsThjyeB/2F0LM8UtfvYYBxnqrrsMzxCEcEr+HDDt6OsIgeG ytR7S8ScsuF5Ht93A4q9co2gQg2SeuuMQZRT7NZuIlUNVQxYHk2BlB1zmjndC3UeDQF8 8ZcblfNQr0KbEXO2TDIy9dcnnj3jojKJFtlb+hZae3GeCp5yCgQ87f64BTpv6dQrnOuB iLweRnWLDC/xz6JZie2Eed1jbXifXFj4GY1Rwur/Hu3W5A31heA/we6HIG/ANpT/s/jl AQlw== X-Forwarded-Encrypted: i=1; AJvYcCV2YZdmGfZMAtn8s6blYWyOtxafaWmRZFqYbs3rp5RLa3SVojBnANRKuaeZyniMzx6lgWq/zRtfcuVK@vger.kernel.org X-Gm-Message-State: AOJu0Yym+f+UBH9I6AM4VNMgJBkVBlpnOG6l6IhIDthNSt9zjRfckj6D XuEhhOa5t/RREM12uP/9elG39Y/F4WDvLet2qtIFiIYJ5oMRRTrjd/gwQV/XKLcBCJc= X-Gm-Gg: ASbGnct4/2VS48DmIRav1M5U2OOSySTHTURnd+Godm93SQ/mAx8SCCkkhz9eKwCTkFR GS4ft5zTyHt3eA4iYjN2byT/Iu4vhoNXdj3VQnQvaaoD4EWA6EhGSylDgTM5s9QfN3cCq4uzL82 pKh75m4Dx+EDB3YQ6NpHSmMxQjOtJdCIKmOIz/eLEYEGCYpHUN+jBK0SzIAcdV6HvEx/8FoezvP dzd5qx5cwzm9j7f5AcboCKoeYeEUXIcwmX4axuxUjTAJ8/O1b9/6G/MtZWKraePqHgOxppdXEZ3 wLS8UsiFBNoxO3WqcpTk1SA5PP6UIIkw2YXOwVZHVXzwAo4LS3PgB2sQZNGKmmd8LYj1grgdVOS p0CEzEXm314bmlEV4u2cVrxaO+zhKjPnZ/uNnVAwaeJA= X-Google-Smtp-Source: AGHT+IGkyNX6lrch8bdW1/jFFLJz/On6HV5NRlOeDX6BHkVK6NSeDO7JwUZmN0V0NpAm5N6hxBYQhg== X-Received: by 2002:a05:600c:4451:b0:456:1824:4808 with SMTP id 5b1f17b1804b1-45a21867837mr39821515e9.32.1755341236605; Sat, 16 Aug 2025 03:47:16 -0700 (PDT) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with UTF8SMTPSA id 5b1f17b1804b1-45a1c6be10esm96169425e9.3.2025.08.16.03.47.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 16 Aug 2025 03:47:16 -0700 (PDT) Date: Sat, 16 Aug 2025 13:47:13 +0300 From: Dan Carpenter To: Chester Lin Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org, Srinivas Kandagatla Subject: [PATCH 3/3] arm64: dts: s32g: Add device tree information for the OCOTP driver Message-ID: <9b3874c6aedf87f78cc6438fe840433162b06445.1755341000.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Add the device tree information for the S32G On Chip One-Time Programmable Controller (OCOTP) chip. Signed-off-by: Dan Carpenter --- arch/arm64/boot/dts/freescale/s32g2.dtsi | 7 +++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 7 +++++++ 2 files changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts/freescale/s32g2.dtsi index 09d2fbbe1d8c..e58ea0d3b083 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -612,5 +612,12 @@ gic: interrupt-controller@50800000 { interrupt-controller; #interrupt-cells = <3>; }; + + ocotp: ocotp@400a4000 { + compatible = "nxp,s32g2-ocotp"; + reg = <0x400a4000 0x400>; + #address-cells = <1>; + #size-cells = <1>; + }; }; }; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts/freescale/s32g3.dtsi index 39effbe8217c..184a29dea184 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -681,6 +681,13 @@ gic: interrupt-controller@50800000 { <0x50420000 0x2000>; interrupts = ; }; + + ocotp: ocotp@400a4000 { + compatible = "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; + reg = <0x400a4000 0x400>; + #address-cells = <1>; + #size-cells = <1>; + }; }; timer { -- 2.47.2