From: Florian Fainelli <florian.fainelli@broadcom.com>
To: Stanimir Varbanov <svarbanov@suse.de>,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-rpi-kernel@lists.infradead.org, linux-pci@vger.kernel.org,
Broadcom internal kernel review list
<bcm-kernel-feedback-list@broadcom.com>
Cc: Thomas Gleixner <tglx@linutronix.de>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Jim Quinlan <jim2101024@gmail.com>,
Nicolas Saenz Julienne <nsaenz@kernel.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Lorenzo Pieralisi <lpieralisi@kernel.org>,
kw@linux.com, Philipp Zabel <p.zabel@pengutronix.de>,
Andrea della Porta <andrea.porta@suse.com>,
Phil Elwell <phil@raspberrypi.com>,
Jonathan Bell <jonathan@raspberrypi.com>
Subject: Re: [PATCH v2 -next 10/11] arm64: dts: broadcom: bcm2712: Add PCIe DT nodes
Date: Tue, 10 Sep 2024 10:08:12 -0700 [thread overview]
Message-ID: <9d627e67-bac1-4f85-a5ec-ab9b0c167a18@broadcom.com> (raw)
In-Reply-To: <20240910151845.17308-11-svarbanov@suse.de>
On 9/10/24 08:18, Stanimir Varbanov wrote:
> Add PCIe devicetree nodes, plus needed reset and mip MSI-X
> controllers.
>
> Signed-off-by: Stanimir Varbanov <svarbanov@suse.de>
> ---
> arch/arm64/boot/dts/broadcom/bcm2712.dtsi | 166 ++++++++++++++++++++++
> 1 file changed, 166 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/broadcom/bcm2712.dtsi b/arch/arm64/boot/dts/broadcom/bcm2712.dtsi
> index 6e5a984c1d4e..9dd127d4c9a2 100644
> --- a/arch/arm64/boot/dts/broadcom/bcm2712.dtsi
> +++ b/arch/arm64/boot/dts/broadcom/bcm2712.dtsi
> @@ -192,6 +192,12 @@ soc: soc@107c000000 {
> #address-cells = <1>;
> #size-cells = <1>;
>
> + pcie_rescal: reset-controller@119500 {
> + compatible = "brcm,bcm7216-pcie-sata-rescal";
> + reg = <0x00119500 0x10>;
> + #reset-cells = <0>;
> + };
> +
> sdio1: mmc@fff000 {
> compatible = "brcm,bcm2712-sdhci",
> "brcm,sdhci-brcmstb";
> @@ -204,6 +210,12 @@ sdio1: mmc@fff000 {
> mmc-ddr-3_3v;
> };
>
> + bcm_reset: reset-controller@1504318 {
> + compatible = "brcm,brcmstb-reset";> + reg = <0x01504318 0x30>;
> + #reset-cells = <1>;
> + };
> +
> system_timer: timer@7c003000 {
> compatible = "brcm,bcm2835-system-timer";
> reg = <0x7c003000 0x1000>;
> @@ -267,6 +279,160 @@ gicv2: interrupt-controller@7fff9000 {
> };
> };
>
> + axi@1000000000 {
> + compatible = "simple-bus";
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + ranges = <0x00 0x00000000 0x10 0x00000000 0x01 0x00000000>,
> + <0x14 0x00000000 0x14 0x00000000 0x04 0x00000000>,
> + <0x18 0x00000000 0x18 0x00000000 0x04 0x00000000>,
> + <0x1c 0x00000000 0x1c 0x00000000 0x04 0x00000000>;
> +
> + dma-ranges = <0x00 0x00000000 0x00 0x00000000 0x10 0x00000000>,
> + <0x14 0x00000000 0x14 0x00000000 0x04 0x00000000>,
> + <0x18 0x00000000 0x18 0x00000000 0x04 0x00000000>,
> + <0x1c 0x00000000 0x1c 0x00000000 0x04 0x00000000>;
> +
> + pcie0: pcie@100000 {
> + compatible = "brcm,bcm2712-pcie";
> + reg = <0x00 0x00100000 0x00 0x9310>;
> + device_type = "pci";
> + linux,pci-domain = <0>;
> + max-link-speed = <2>;
> + bus-range = <0x00 0xff>;
> + num-lanes = <1>;
> + #address-cells = <3>;
> + #interrupt-cells = <1>;
> + #size-cells = <2>;
> + interrupt-parent = <&gicv2>;
> + interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "pcie", "msi";
> + interrupt-map-mask = <0x0 0x0 0x0 0x7>;
> + interrupt-map = <0 0 0 1 &gicv2 GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>,
> + <0 0 0 2 &gicv2 GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,
> + <0 0 0 3 &gicv2 GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>,
> + <0 0 0 4 &gicv2 GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>;
> + resets = <&bcm_reset 42>, <&pcie_rescal>;
> + reset-names = "bridge", "rescal";
> + msi-controller;
> + msi-parent = <&pcie0>;
> +
> + ranges = <0x02000000 0x00 0x00000000
> + 0x17 0x00000000
> + 0x00 0xfffffffc>,
> + <0x43000000 0x04 0x00000000
> + 0x14 0x00000000
> + 0x3 0x00000000>;
Maybe a comment would help in figuring out what these ranges describe,
and we could probably do a single line cell:
> +
> + dma-ranges = <0x43000000 0x10 0x00000000
Likewise
> + 0x00 0x00000000
> + 0x10 0x00000000>;
> +
> + status = "disabled";
Other than that, this LGTM, assume the dt-bindings maintainer are also
OK with that.
--
Florian
next prev parent reply other threads:[~2024-09-10 17:08 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-09-10 15:18 [PATCH v2 -next 00/11] Add PCIe support for bcm2712 Stanimir Varbanov
2024-09-10 15:18 ` [PATCH v2 -next 01/11] dt-bindings: interrupt-controller: Add bcm2712 MSI-X DT bindings Stanimir Varbanov
2024-09-11 16:56 ` Rob Herring
2024-09-16 10:32 ` Stanimir Varbanov
2024-09-10 15:18 ` [PATCH v2 -next 02/11] dt-bindings: PCI: brcmstb: Update bindings for PCIe on bcm2712 Stanimir Varbanov
2024-09-11 16:57 ` Rob Herring (Arm)
2024-09-11 17:00 ` Florian Fainelli
2024-09-10 15:18 ` [PATCH v2 -next 03/11] irqchip: mip: Add Broadcom bcm2712 MSI-X interrupt controller Stanimir Varbanov
2024-09-10 15:58 ` Thomas Gleixner
2024-09-17 10:36 ` Stanimir Varbanov
2024-09-10 15:18 ` [PATCH v2 -next 04/11] PCI: brcmstb: Expand inbound size calculation helper Stanimir Varbanov
2024-09-10 16:59 ` Florian Fainelli
2024-09-17 10:38 ` Stanimir Varbanov
2024-09-10 15:18 ` [PATCH v2 -next 05/11] PCI: brcmstb: Restore CRS in RootCtl after prstn_n Stanimir Varbanov
2024-09-10 16:59 ` Florian Fainelli
2024-09-17 10:24 ` Stanimir Varbanov
2024-09-10 15:18 ` [PATCH v2 -next 06/11] PCI: brcmstb: Enable external MSI-X if available Stanimir Varbanov
2024-09-10 15:18 ` [PATCH v2 -next 07/11] PCI: brcmstb: Avoid turn off of bridge reset Stanimir Varbanov
2024-09-10 17:03 ` Florian Fainelli
2024-09-17 10:40 ` Stanimir Varbanov
2024-09-10 15:18 ` [PATCH v2 -next 08/11] PCI: brcmstb: Add bcm2712 support Stanimir Varbanov
2024-09-10 17:03 ` Florian Fainelli
2024-09-10 15:18 ` [PATCH v2 -next 09/11] PCI: brcmstb: Reuse config structure Stanimir Varbanov
2024-09-10 17:04 ` Florian Fainelli
2024-09-10 15:18 ` [PATCH v2 -next 10/11] arm64: dts: broadcom: bcm2712: Add PCIe DT nodes Stanimir Varbanov
2024-09-10 17:08 ` Florian Fainelli [this message]
2024-09-10 15:18 ` [PATCH v2 -next 11/11] arm64: dts: broadcom: bcm2712-rpi-5-b: Enable " Stanimir Varbanov
2024-09-11 13:50 ` [PATCH v2 -next 00/11] Add PCIe support for bcm2712 Rob Herring (Arm)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9d627e67-bac1-4f85-a5ec-ab9b0c167a18@broadcom.com \
--to=florian.fainelli@broadcom.com \
--cc=andrea.porta@suse.com \
--cc=bcm-kernel-feedback-list@broadcom.com \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jim2101024@gmail.com \
--cc=jonathan@raspberrypi.com \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-rpi-kernel@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=nsaenz@kernel.org \
--cc=p.zabel@pengutronix.de \
--cc=phil@raspberrypi.com \
--cc=robh@kernel.org \
--cc=svarbanov@suse.de \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).