From: Dinh Nguyen <dinguyen@kernel.og>
To: yankei.fong@altera.com, Dinh Nguyen <dinguyen@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@vger.kernel.org>,
open list <linux-kernel@vger.kernel.org>,
Matthew Gerlach <matthew.gerlach@altera.com>
Subject: Re: [PATCH 1/4] arm64: dts: socfpga: n5x: Add 4-bit SPI bus width
Date: Sat, 30 Aug 2025 20:40:45 -0500 [thread overview]
Message-ID: <9e56d3e2-b9c4-41ee-aab2-220733fbd658@kernel.og> (raw)
In-Reply-To: <c55786bc081c29e9819dec3090d96230bd6a369c.1750747163.git.yan.kei.fong@altera.com>
On 6/24/25 01:52, yankei.fong@altera.com wrote:
> From: "Fong, Yan Kei" <yan.kei.fong@altera.com>
>
> Add spi-tx-bus-width and spi-rx-bus-width properties with
> value 4 to the n5x device tree.
> This update configures the SPI controller to use a 4-bit
> bus width for both transmission and reception,
> potentially improving SPI throughput and
> matching the hardware capabilities more closely.
Please use 80 columns for your commit message! Like this:
Add spi-tx-bus-width and spi-rx-bus-width properties with value 4 to the
n5x device tree. This update configures the SPI controller to use a
4-bit bus width for both transmission and reception, potentially
improving SPI throughput and matching the hardware capabilities more
closely.
Doesn't the above make it much easier to read? Please do this fall your
patches from now on!
Dinh
next prev parent reply other threads:[~2025-08-31 1:40 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-24 6:52 [PATCH 0/4] Add 4-bit SPI bus width on target devices yankei.fong
2025-06-24 6:52 ` [PATCH 1/4] arm64: dts: socfpga: n5x: Add 4-bit SPI bus width yankei.fong
2025-08-31 1:40 ` Dinh Nguyen [this message]
2025-06-24 6:52 ` [PATCH 2/4] arm64: dts: socfpga: stratix10: " yankei.fong
2025-06-24 6:52 ` [PATCH 3/4] arm64: dts: socfpga: agilex: " yankei.fong
2025-06-24 6:52 ` [PATCH 4/4] arm64: dts: socfpga: agilex5: " yankei.fong
2025-06-24 17:32 ` [PATCH 0/4] Add 4-bit SPI bus width on target devices Dinh Nguyen
2025-06-30 2:44 ` yankei.fong
2025-07-09 7:00 ` Fong, Yan Kei
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=9e56d3e2-b9c4-41ee-aab2-220733fbd658@kernel.og \
--to=dinguyen@kernel.og \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dinguyen@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=matthew.gerlach@altera.com \
--cc=robh@kernel.org \
--cc=yankei.fong@altera.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).