messages from 2026-10-13 22:15:13 to 2026-10-13 23:13:47 UTC [more...]
[PATCH v5 0/6] Add support to 2 panels in bonded-DSI mode
2026-10-13 23:13 UTC (7+ messages)
` [PATCH v5 6/6] drm/panel: Add driver for Synaptics R63455 DSI panel
[PATCH v5 00/15] Support 10-bit YUV422 and 8/10-bit YUV420 color format on DW HDMI QP
2026-10-13 23:12 UTC (19+ messages)
` [PATCH v5 01/15] dt-bindings: display: vop2: Add missing reset properties
` [PATCH v5 02/15] drm/rockchip: vop2: Fix resource leak on vop2_enable() error path
` [PATCH v5 03/15] drm/rockchip: vop2: Balance state on atomic_enable() error paths
` [PATCH v5 04/15] drm/rockchip: vop2: Send pending event when atomic_enable() fails
` [PATCH v5 05/15] drm/rockchip: vop2: Avoid division by zero when computing max_dclk
` [PATCH v5 06/15] drm/rockchip: vop2: Fix VOP2_MAX_DCLK_RATE overflow on 32-bit
` [PATCH v5 07/15] drm/rockchip: vop2: Reset AXI and DCLK to improve robustness
` [PATCH v5 08/15] drm/rockchip: vop2: Avoid DCLK source switch for 10-bit YUV422 output
` [PATCH v5 09/15] drm/rockchip: vop2: Consolidate HDMI PHY PLL clock parent switch
` [PATCH v5 10/15] drm/rockchip: vop2: Switch to enum vop_csc_format
` [PATCH v5 11/15] drm/bridge: dw-hdmi-qp: Log resolution and refresh rate in atomic_enable()
` [PATCH v5 12/15] drm/rockchip: dw_hdmi_qp: Do not mask error code in atomic_check()
` [PATCH v5 13/15] drm/rockchip: dw_hdmi_qp: Support 10-bit YUV422 output format
` [PATCH v5 14/15] drm/rockchip: dw_hdmi_qp: Enable YUV420 "
` [PATCH v5 15/15] arm64: dts: rockchip: Add RK3588 VOP2 resets
[PATCH v5 00/11] Add spi-hid transport driver
2026-10-13 23:06 UTC (16+ messages)
` [PATCH v5 07/11] HID: spi-hid: add ACPI support for HID over SPI
` [PATCH v5 08/11] HID: spi-hid: add device tree "
` [PATCH v5 09/11] dt-bindings: input: Document hid-over-spi DT schema
` [PATCH v5 10/11] HID: spi-hid: add power management implementation
` [PATCH v5 11/11] HID: spi-hid: add panel follower support
[PATCH] arm64: dts: amlogic: odroid-go-ultra: use the RK818 RTC as rtc0
2026-10-13 22:49 UTC
[PATCH v5 0/3] Add Nsiway NS2009 resistive touchscreen support
2026-10-13 22:45 UTC (4+ messages)
` [PATCH v5 1/3] dt-bindings: vendor-prefixes: add Nsiway
` [PATCH v5 2/3] dt-bindings: input: touchscreen: add Nsiway NS2009
` [PATCH v5 3/3] Input: add Nsiway NS2009 resistive touchscreen driver
[PATCH net-next v13 00/12] dpll: add SiTime SiT9531x DPLL clock driver
2026-10-13 22:41 UTC (13+ messages)
` [PATCH net-next v13 01/12] dt-bindings: vendor-prefixes: add SiTime Corporation
` [PATCH net-next v13 02/12] dt-bindings: dpll: add SiTime SiT95316 clock generator
` [PATCH net-next v13 03/12] dpll: add basic SiTime SiT9531x support
` [PATCH net-next v13 04/12] dpll: sit9531x: read DPLL types and pin properties from system firmware
` [PATCH net-next v13 05/12] dpll: sit9531x: register DPLL devices and pins
` [PATCH net-next v13 06/12] dpll: sit9531x: implement input pin state on a DPLL
` [PATCH net-next v13 07/12] dpll: sit9531x: add support to get and set priority on input pins
` [PATCH net-next v13 08/12] dpll: sit9531x: add support to get and set frequency on pins
` [PATCH net-next v13 10/12] dpll: sit9531x: add support to adjust output phase
` [PATCH net-next v13 09/12] dpll: sit9531x: implement output pin state on a DPLL
` [PATCH net-next v13 11/12] dpll: sit9531x: add support to get phase offset on the connected input pin
` [PATCH net-next v13 12/12] dpll: sit9531x: model the inter-PLL sync net as a pair of pins
[PATCH net-next v12 00/12] dpll: add SiTime SiT9531x DPLL clock driver
2026-10-13 22:36 UTC (13+ messages)
` [PATCH net-next v12 03/12] dpll: add basic SiTime SiT9531x support
` [PATCH net-next v12 08/12] dpll: sit9531x: add support to get and set frequency on pins
` [PATCH net-next v12 09/12] dpll: sit9531x: implement output pin state on a DPLL
` [PATCH net-next v12 10/12] dpll: sit9531x: add support to adjust output phase
page: | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox