From: "Lad, Prabhakar" <prabhakar.csengg@gmail.com>
To: Krzysztof Kozlowski <krzk@kernel.org>
Cc: Geert Uytterhoeven <geert+renesas@glider.be>,
Andrzej Hajda <andrzej.hajda@intel.com>,
Neil Armstrong <neil.armstrong@linaro.org>,
Robert Foss <rfoss@kernel.org>,
Laurent Pinchart <Laurent.pinchart@ideasonboard.com>,
Jonas Karlman <jonas@kwiboo.se>,
Jernej Skrabec <jernej.skrabec@gmail.com>,
David Airlie <airlied@gmail.com>,
Simona Vetter <simona@ffwll.ch>,
Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
Maxime Ripard <mripard@kernel.org>,
Thomas Zimmermann <tzimmermann@suse.de>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Biju Das <biju.das.jz@bp.renesas.com>,
Mauro Carvalho Chehab <mchehab@kernel.org>,
Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>,
Stephen Boyd <sboyd@kernel.org>,
Philipp Zabel <p.zabel@pengutronix.de>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-renesas-soc@vger.kernel.org, linux-media@vger.kernel.org,
linux-clk@vger.kernel.org,
Fabrizio Castro <fabrizio.castro.jz@renesas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: Re: [PATCH 06/17] dt-bindings: display: bridge: renesas,dsi: Add support for RZ/V2H(P) SoC
Date: Fri, 4 Apr 2025 16:33:58 +0100 [thread overview]
Message-ID: <CA+V-a8v4zEDxcR1t8u4A6W6+Ux9ihhFuGbgTM1G00PP9rOSmhw@mail.gmail.com> (raw)
In-Reply-To: <20250331-unselfish-spiffy-cobra-a36c7f@krzk-bin>
Hi Krzysztof,
Thank you for the review.
On Mon, Mar 31, 2025 at 9:26 AM Krzysztof Kozlowski <krzk@kernel.org> wrote:
>
> On Sun, Mar 30, 2025 at 10:07:02PM +0100, Prabhakar wrote:
> > From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
> >
> > The MIPI DSI interface on the RZ/V2H(P) SoC is nearly identical to that of
> > the RZ/G2L SoC. While the LINK registers are the same for both SoCs, the
> > D-PHY registers differ. Additionally, the number of resets for DSI on
> > RZ/V2H(P) is two compared to three on the RZ/G2L.
> >
> > To accommodate these differences, a SoC-specific
> > `renesas,r9a09g057-mipi-dsi` compatible string has been added for the
> > RZ/V2H(P) SoC.
> >
> > Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
> > ---
> > .../bindings/display/bridge/renesas,dsi.yaml | 117 +++++++++++++-----
> > 1 file changed, 87 insertions(+), 30 deletions(-)
> >
> > diff --git a/Documentation/devicetree/bindings/display/bridge/renesas,dsi.yaml b/Documentation/devicetree/bindings/display/bridge/renesas,dsi.yaml
> > index e08c24633926..501239f7adab 100644
> > --- a/Documentation/devicetree/bindings/display/bridge/renesas,dsi.yaml
> > +++ b/Documentation/devicetree/bindings/display/bridge/renesas,dsi.yaml
> > @@ -14,16 +14,16 @@ description: |
> > RZ/G2L alike family of SoC's. The encoder can operate in DSI mode, with
> > up to four data lanes.
> >
> > -allOf:
> > - - $ref: /schemas/display/dsi-controller.yaml#
> > -
> > properties:
> > compatible:
> > - items:
> > - - enum:
> > - - renesas,r9a07g044-mipi-dsi # RZ/G2{L,LC}
> > - - renesas,r9a07g054-mipi-dsi # RZ/V2L
> > - - const: renesas,rzg2l-mipi-dsi
> > + oneOf:
> > + - items:
> > + - enum:
> > + - renesas,r9a07g044-mipi-dsi # RZ/G2{L,LC}
> > + - renesas,r9a07g054-mipi-dsi # RZ/V2L
> > + - const: renesas,rzg2l-mipi-dsi
> > +
> > + - const: renesas,r9a09g057-mipi-dsi # RZ/V2H(P)
>
> I guess this will grow, so just use enum here. Otherwise people keep
> adding const every time they add new model.
>
Agreed, I will add it as an enum here as RZ/V2N will follow this where
the IP blocks are identical.
> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
>
Cheers,
Prabhakar
next prev parent reply other threads:[~2025-04-04 15:34 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-30 21:06 [PATCH 00/17] Add support for DU and DSI on the Renesas RZ/V2H(P) SoC Prabhakar
2025-03-30 21:06 ` [PATCH 01/17] clk: renesas: rzv2h-cpg: Add support for DSI clocks Prabhakar
2025-03-30 21:06 ` [PATCH 02/17] clk: renesas: r9a09g057: Add clock and reset entries for DSI and LCDC Prabhakar
2025-03-30 21:06 ` [PATCH 03/17] media: dt-bindings: media: renesas,vsp1: Document RZ/V2H(P) Prabhakar
2025-03-31 8:21 ` Krzysztof Kozlowski
2025-03-30 21:07 ` [PATCH 04/17] media: dt-bindings: media: renesas,fcp: Document RZ/V2H(P) SoC Prabhakar
2025-03-31 8:22 ` Krzysztof Kozlowski
2025-03-30 21:07 ` [PATCH 05/17] dt-bindings: display: renesas,rzg2l-du: Add support for " Prabhakar
2025-03-31 8:24 ` Krzysztof Kozlowski
2025-04-08 10:36 ` Lad, Prabhakar
2025-03-30 21:07 ` [PATCH 06/17] dt-bindings: display: bridge: renesas,dsi: " Prabhakar
2025-03-31 8:25 ` Krzysztof Kozlowski
2025-04-04 15:33 ` Lad, Prabhakar [this message]
2025-03-30 21:07 ` [PATCH 07/17] drm: renesas: rz-du: " Prabhakar
2025-03-30 21:07 ` [PATCH 08/17] drm: renesas: rz-du: mipi_dsi: Add min check for VCLK range Prabhakar
2025-03-31 12:26 ` Biju Das
2025-03-30 21:07 ` [PATCH 09/17] drm: renesas: rz-du: mipi_dsi: Simplify HSFREQ calculation Prabhakar
2025-03-31 12:28 ` Biju Das
2025-03-30 21:07 ` [PATCH 10/17] drm: renesas: rz-du: mipi_dsi: Use VCLK for " Prabhakar
2025-03-30 21:07 ` [PATCH 11/17] drm: renesas: rz-du: mipi_dsi: Add OF data support Prabhakar
2025-03-31 12:38 ` Biju Das
2025-03-31 13:58 ` Lad, Prabhakar
2025-03-31 14:14 ` Biju Das
2025-03-31 14:44 ` Lad, Prabhakar
2025-03-31 15:04 ` Biju Das
2025-03-31 15:27 ` Lad, Prabhakar
2025-04-01 5:23 ` Biju Das
2025-03-30 21:07 ` [PATCH 12/17] drm: renesas: rz-du: mipi_dsi: Use mHz for D-PHY frequency calculations Prabhakar
2025-03-30 21:07 ` [PATCH 13/17] drm: renesas: rz-du: mipi_dsi: Add feature flag for 16BPP support Prabhakar
2025-03-31 12:29 ` Geert Uytterhoeven
2025-03-31 14:02 ` Lad, Prabhakar
2025-03-30 21:07 ` [PATCH 14/17] drm: renesas: rz-du: mipi_dsi: Add dphy_late_init() callback for RZ/V2H(P) Prabhakar
2025-03-30 21:07 ` [PATCH 15/17] drm: renesas: rz-du: mipi_dsi: Add function pointers for configuring VCLK and mode validation Prabhakar
2025-03-30 21:07 ` [PATCH 16/17] drm: renesas: rz-du: mipi_dsi: Add support for LPCLK handling Prabhakar
2025-03-31 12:44 ` Biju Das
2025-03-31 14:00 ` Lad, Prabhakar
2025-03-30 21:07 ` [PATCH 17/17] drm: renesas: rz-du: mipi_dsi: Add support for RZ/V2H(P) SoC Prabhakar
2025-04-02 18:27 ` Biju Das
2025-04-04 15:27 ` Lad, Prabhakar
2025-03-31 9:59 ` [PATCH 00/17] Add support for DU and DSI on the Renesas " Geert Uytterhoeven
2025-04-03 11:51 ` Tomi Valkeinen
2025-04-03 13:05 ` Lad, Prabhakar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CA+V-a8v4zEDxcR1t8u4A6W6+Ux9ihhFuGbgTM1G00PP9rOSmhw@mail.gmail.com \
--to=prabhakar.csengg@gmail.com \
--cc=Laurent.pinchart@ideasonboard.com \
--cc=airlied@gmail.com \
--cc=andrzej.hajda@intel.com \
--cc=biju.das.jz@bp.renesas.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fabrizio.castro.jz@renesas.com \
--cc=geert+renesas@glider.be \
--cc=jernej.skrabec@gmail.com \
--cc=jonas@kwiboo.se \
--cc=kieran.bingham+renesas@ideasonboard.com \
--cc=krzk+dt@kernel.org \
--cc=krzk@kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-media@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=maarten.lankhorst@linux.intel.com \
--cc=mchehab@kernel.org \
--cc=mripard@kernel.org \
--cc=neil.armstrong@linaro.org \
--cc=p.zabel@pengutronix.de \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=rfoss@kernel.org \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=simona@ffwll.ch \
--cc=tzimmermann@suse.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).