From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
To: Jingyi Wang <quic_jingyw@quicinc.com>
Cc: Krzysztof Kozlowski <krzk@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Mathieu Poirier <mathieu.poirier@linaro.org>,
Rob Herring <robh@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bartosz Golaszewski <bartosz.golaszewski@linaro.org>,
Konrad Dybcio <konradybcio@kernel.org>,
linux-arm-msm@vger.kernel.org, linux-remoteproc@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 17/19] arm64: defconfig: enable clock controller, interconnect and pinctrl for QCS8300
Date: Fri, 6 Sep 2024 12:36:20 +0300 [thread overview]
Message-ID: <CAA8EJpoxEZEZD3hhfpS6MeizqDVDDBjJOGo3X2BrLiEoZHDuoQ@mail.gmail.com> (raw)
In-Reply-To: <c674b8ff-6fdb-419d-86f4-69a940eccc2f@quicinc.com>
On Fri, 6 Sept 2024 at 09:15, Jingyi Wang <quic_jingyw@quicinc.com> wrote:
>
> Hi Dmitry,
>
> On 9/6/2024 11:18 AM, Dmitry Baryshkov wrote:
> > On Thu, Sep 05, 2024 at 12:54:35PM GMT, Jingyi Wang wrote:
> >>
> >>
> >> On 9/4/2024 5:39 PM, Krzysztof Kozlowski wrote:
> >>> On 04/09/2024 10:33, Jingyi Wang wrote:
> >>>> Enable clock controller, interrconnect and pinctrl for QCS8300.
> >>>
> >>> NXP QCS8300? What is QCS8300? Which products use it? That's a defconfig
> >>> for entire kernel, not your Qualcomm one.
> >>>
> >> Will describe it in more detail.
> >>>> It needs to be built-in for UART to provide a console.
> >>>>
> >>>> Signed-off-by: Jingyi Wang <quic_jingyw@quicinc.com>
> >>>> ---
> >>>> arch/arm64/configs/defconfig | 3 +++
> >>>> 1 file changed, 3 insertions(+)
> >>>>
> >>>> diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
> >>>> index 81ca46e3ab4b..a9ba6b25a0ed 100644
> >>>> --- a/arch/arm64/configs/defconfig
> >>>> +++ b/arch/arm64/configs/defconfig
> >>>> @@ -606,6 +606,7 @@ CONFIG_PINCTRL_MSM8996=y
> >>>> CONFIG_PINCTRL_MSM8998=y
> >>>> CONFIG_PINCTRL_QCM2290=y
> >>>> CONFIG_PINCTRL_QCS404=y
> >>>> +CONFIG_PINCTRL_QCS8300=y
> >>>> CONFIG_PINCTRL_QDF2XXX=y
> >>>> CONFIG_PINCTRL_QDU1000=y
> >>>> CONFIG_PINCTRL_SA8775P=y
> >>>> @@ -1317,6 +1318,7 @@ CONFIG_MSM_MMCC_8998=m
> >>>> CONFIG_QCM_GCC_2290=y
> >>>> CONFIG_QCM_DISPCC_2290=m
> >>>> CONFIG_QCS_GCC_404=y
> >>>> +CONFIG_QCS_GCC_8300=y
> >>>> CONFIG_QDU_GCC_1000=y
> >>>> CONFIG_SC_CAMCC_8280XP=m
> >>>> CONFIG_SC_DISPCC_7280=m
> >>>> @@ -1618,6 +1620,7 @@ CONFIG_INTERCONNECT_QCOM_MSM8996=y
> >>>> CONFIG_INTERCONNECT_QCOM_OSM_L3=m
> >>>> CONFIG_INTERCONNECT_QCOM_QCM2290=y
> >>>> CONFIG_INTERCONNECT_QCOM_QCS404=m
> >>>> +CONFIG_INTERCONNECT_QCOM_QCS8300=y
> >>>
> >>> Why this cannot be a module?
> >>>
> >>>
> >> I think the commit-msg "It needs to be built-in for UART to provide a console." can
> >> explain that, could you please help to share your insights on that?
> >
> > Unless loading these modules from initramfs doesn't work, please use =m.
> > The drivers that are enabled here are going to be enabled for everybody
> > using arm64 defconfig, taking up memory on their platforms, etc.
> >
> We had previous discussion here about why these drivers needs to be built-in to support
> debug-uart:
> https://lore.kernel.org/linux-arm-msm/c11fd3c2-770a-4d40-8cf3-d8bc81f7c480@kernel.org/
> I will mention more details in the commit message of this patch.
Yes, please. Explicitly mention that this is required to get UART to work.
--
With best wishes
Dmitry
next prev parent reply other threads:[~2024-09-06 9:36 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-09-04 8:33 [PATCH 00/19] Add initial support for QCS8300 Jingyi Wang
2024-09-04 8:33 ` [PATCH 01/19] dt-bindings: remoteproc: qcom,sa8775p-pas: Document QCS8300 remoteproc Jingyi Wang
2024-09-04 8:33 ` [PATCH 02/19] remoteproc: qcom: pas: Add QCS8300 remoteproc support Jingyi Wang
2024-09-04 9:36 ` Krzysztof Kozlowski
2024-09-05 4:30 ` Jingyi Wang
2024-09-05 6:24 ` Krzysztof Kozlowski
2024-09-06 5:33 ` Jingyi Wang
2024-09-04 8:33 ` [PATCH 03/19] dt-bindings: phy: Add QMP UFS PHY comptible for QCS8300 Jingyi Wang
2024-09-04 10:55 ` Dmitry Baryshkov
2024-09-05 2:37 ` Jingyi Wang
2024-09-04 8:33 ` [PATCH 04/19] dt-bindings: ufs: qcom: Document the QCS8300 UFS Controller Jingyi Wang
2024-09-04 8:33 ` [PATCH 05/19] phy: qcom-qmp-ufs: Add support for QCS8300 Jingyi Wang
2024-09-04 9:36 ` Krzysztof Kozlowski
2024-09-05 4:33 ` Jingyi Wang
2024-09-04 8:33 ` [PATCH 06/19] dt-bindings: power: rpmpd: Add QCS8300 power domains Jingyi Wang
2024-09-05 11:30 ` Konrad Dybcio
2024-09-05 11:31 ` Konrad Dybcio
2024-09-04 8:33 ` [PATCH 07/19] pmdomain: qcom: rpmhpd: " Jingyi Wang
2024-09-04 8:33 ` [PATCH 08/19] dt-bindings: qcom,pdc: document QCS8300 Power Domain Controller Jingyi Wang
2024-09-04 8:33 ` [PATCH 09/19] dt-bindings: arm-smmu: Add compatible for QCS8300 SoC Jingyi Wang
2024-09-04 8:33 ` [PATCH 10/19] dt-bindings: firmware: qcom,scm: document SCM on QCS8300 SoCs Jingyi Wang
2024-09-04 8:33 ` [PATCH 11/19] dt-bindings: soc: qcom: add qcom,qcs8300-imem compatible Jingyi Wang
2024-09-04 8:33 ` [PATCH 12/19] dt-bindings: mailbox: qcom-ipcc: Document QCS8300 IPCC Jingyi Wang
2024-09-04 8:33 ` [PATCH 13/19] dt-bindings: mfd: qcom,tcsr: Add compatible for QCS8300 Jingyi Wang
2024-09-04 8:33 ` [PATCH 14/19] dt-bindings: nvmem: qfprom: " Jingyi Wang
2024-09-04 8:33 ` [PATCH 15/19] dt-bindings: soc: qcom,aoss-qmp: Document the QCS8300 AOSS channel Jingyi Wang
2024-09-04 8:33 ` [PATCH 16/19] dt-bindings: arm: qcom: document QCS8275/QCS8300 SoC and reference board Jingyi Wang
2024-09-04 9:38 ` Krzysztof Kozlowski
2024-09-05 4:42 ` Jingyi Wang
2024-09-05 6:26 ` Krzysztof Kozlowski
2024-09-04 8:33 ` [PATCH 17/19] arm64: defconfig: enable clock controller, interconnect and pinctrl for QCS8300 Jingyi Wang
2024-09-04 9:39 ` Krzysztof Kozlowski
2024-09-05 4:54 ` Jingyi Wang
2024-09-06 3:18 ` Dmitry Baryshkov
2024-09-06 6:15 ` Jingyi Wang
2024-09-06 9:36 ` Dmitry Baryshkov [this message]
2024-09-04 8:33 ` [PATCH 18/19] arm64: dts: qcom: add initial support for QCS8300 DTSI Jingyi Wang
2024-09-04 9:41 ` Krzysztof Kozlowski
2024-09-05 4:56 ` Jingyi Wang
2024-09-04 8:34 ` [PATCH 19/19] arm64: dts: qcom: add base QCS8300 RIDE dts Jingyi Wang
2024-09-07 23:22 ` kernel test robot
2024-09-04 9:34 ` [PATCH 00/19] Add initial support for QCS8300 Krzysztof Kozlowski
2024-09-04 10:19 ` Krzysztof Kozlowski
2024-09-05 5:08 ` Jingyi Wang
2024-09-05 11:33 ` Konrad Dybcio
2024-09-04 13:36 ` Rob Herring (Arm)
2024-09-05 2:45 ` Jingyi Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAA8EJpoxEZEZD3hhfpS6MeizqDVDDBjJOGo3X2BrLiEoZHDuoQ@mail.gmail.com \
--to=dmitry.baryshkov@linaro.org \
--cc=andersson@kernel.org \
--cc=bartosz.golaszewski@linaro.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konradybcio@kernel.org \
--cc=krzk@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-remoteproc@vger.kernel.org \
--cc=mathieu.poirier@linaro.org \
--cc=quic_jingyw@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).