From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C58BAC4320A for ; Thu, 29 Jul 2021 11:47:51 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id ACEFD60EFD for ; Thu, 29 Jul 2021 11:47:51 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234634AbhG2Lrx (ORCPT ); Thu, 29 Jul 2021 07:47:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50022 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233906AbhG2Lrw (ORCPT ); Thu, 29 Jul 2021 07:47:52 -0400 Received: from mail-pj1-x1033.google.com (mail-pj1-x1033.google.com [IPv6:2607:f8b0:4864:20::1033]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 039B3C0613CF for ; Thu, 29 Jul 2021 04:47:50 -0700 (PDT) Received: by mail-pj1-x1033.google.com with SMTP id ca5so9839305pjb.5 for ; Thu, 29 Jul 2021 04:47:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=K9GiTJuVI5x4RuGCQ02DAiAFTRDb2BIvA8GMDRJSB6k=; b=yv0lO2IkvEcpcHECnb+T9gwzGSAowFwz+9NwBQpZ11PaFdVU/wsxqo5fT/yrr9tE6M Ldm2VOpbXRZAp/Ug5rk1DcmYG25epedmzpza6KBBkPIWWIU7cnkhwi5RdfEKtfrk65s1 GcDIOKGueKx7ADdXFb+B0UfN7q529DbF4mAMud1t5ig4ZT4wFlvvW93uLKfhpMPpuYDE +3qoQXZFOEq7/2BkBOo2VE/K4GgooZfWR7x7Q7wbCbqOdGeZ8UTclpJv5e7k8I+pY3do pFVHevMO+EsgGnt9SJ+iP6vbjj8fi2gt0ZptRsIVCs1MsTj5s26K9jP2McPJUIYn8Wko OsqA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=K9GiTJuVI5x4RuGCQ02DAiAFTRDb2BIvA8GMDRJSB6k=; b=iLuO4LHRR3Gq7Ru3F6EFZfHdizz2w1E3/r9DuA/X2YSUnjSs1LxDPUzKYGjGt5nPiB hkyGFjUAEP3WaxCrGy9/nAsCDrigMf4E0TGtiLaGuioW+70UokgCtcg4+i/z6AX6Th8C ZFNAbuZT+M2mAqD2ttNuf30g8mt8aVvPzAFIRWYE5mBPzIJeD//3O1F6ZYRsmtKMLPeO wGDv05uYESLd/YydrwfEzcS3CS70r5aZmY6PtCntQWQWPQDtVL3mynalFdadSeSycx3K Caz6J7eTnoyT/VWLm3us1KAu8/EoLO5U0QXFTWZ+YnGTqTh2KA2ziHtELj3QgYASJi5I WG/Q== X-Gm-Message-State: AOAM5325hUffqaSbczoSl1ibG85rz5VxV+sf9KwUYB1vr6tNW49dEtFl Wra3bJLJ0phU5PKljaONIKRR49Vq0SU5JIp9C2GgWQ== X-Google-Smtp-Source: ABdhPJy0UIG7qmOKUr5AtuyIOSotO04zDKZuTO2snDleiMOIl76CIKdVjCd+V8P1Zk5FWrClXpEgXRn8P4tKqvKvU8w= X-Received: by 2002:aa7:90c8:0:b029:32c:935f:de5f with SMTP id k8-20020aa790c80000b029032c935fde5fmr4738606pfk.79.1627559269461; Thu, 29 Jul 2021 04:47:49 -0700 (PDT) MIME-Version: 1.0 References: <20210728164557.1882787-1-dianders@chromium.org> <20210728094511.2.If8a8ec3bf1855cf0dbb62c005a71d6698c99c125@changeid> In-Reply-To: <20210728094511.2.If8a8ec3bf1855cf0dbb62c005a71d6698c99c125@changeid> From: Robert Foss Date: Thu, 29 Jul 2021 13:47:38 +0200 Message-ID: Subject: Re: [PATCH 2/6] drm/bridge: ti-sn65dsi86: Fix power off sequence To: Douglas Anderson Cc: dri-devel , Thomas Zimmermann , MSM , Andrzej Hajda , Sam Ravnborg , David Airlie , Bjorn Andersson , Daniel Vetter , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Rodrigo Vivi , Jonas Karlman , Neil Armstrong , Laurent Pinchart , Jernej Skrabec , Maxime Ripard , Linus Walleij , Maarten Lankhorst , rajeevny@codeaurora.org, Lyude Paul , Thierry Reding , Steev Klimaszewski , Sandeep Panda , linux-kernel Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Hey Doug, Thank you for submitting this. On Wed, 28 Jul 2021 at 18:46, Douglas Anderson wrote: > > When testing with a panel that's apparently a little more persnickety > about the correct power sequence (specifically Samsung ATNA33XC20), we > found that the ti-sn65dsi86 was doing things just slightly wrong. > > Looking closely at the ti-sn65dsi86's datasheet, the power off > sequence is supposed to be: > 1. Clear VSTREAM_ENABLE bit > 2. Stop DSI stream from GPU. DSI lanes must be placed in LP11 state. > 3. Program the ML_TX_MODE to 0x0 (OFF) > 4. Program the DP_NUM_LANES register to 0x0 > 5. Clear the DP_PLL_EN bit. > 6. Deassert the EN pin. > 7. Remove power from supply pins > > Since we were doing the whole sequence in the "disable", I believe > that step #2 (stopping the DSI stream from the GPU) wasn't > happening. We also weren't setting DP_NUM_LANES to 0. > > Let's fix this. > > NOTE: things are a little asymmetric now. For instance, we turn the > PLL on in "enable" but now we're not turning it off until > "post_disable". It would seem to make sense to move the PLL turning on > to "pre_enable" to match. Unfortunately, I don't believe that's > allowed. It looks as if (in the non-refclk mode which probably nobody > is using) we have to wait until the MIPI clock is there before we can > enable the PLL. In any case, the way it is here won't really > hurt--it'll just leave the PLL on a little longer. > > Fixes: a095f15c00e2 ("drm/bridge: add support for sn65dsi86 bridge driver") > Signed-off-by: Douglas Anderson > --- > > drivers/gpu/drm/bridge/ti-sn65dsi86.c | 11 +++++++---- > 1 file changed, 7 insertions(+), 4 deletions(-) > > diff --git a/drivers/gpu/drm/bridge/ti-sn65dsi86.c b/drivers/gpu/drm/bridge/ti-sn65dsi86.c > index 9bf889302bcc..5e932070a1c3 100644 > --- a/drivers/gpu/drm/bridge/ti-sn65dsi86.c > +++ b/drivers/gpu/drm/bridge/ti-sn65dsi86.c > @@ -766,10 +766,6 @@ static void ti_sn_bridge_disable(struct drm_bridge *bridge) > > /* disable video stream */ > regmap_update_bits(pdata->regmap, SN_ENH_FRAME_REG, VSTREAM_ENABLE, 0); > - /* semi auto link training mode OFF */ > - regmap_write(pdata->regmap, SN_ML_TX_MODE_REG, 0); > - /* disable DP PLL */ > - regmap_write(pdata->regmap, SN_PLL_ENABLE_REG, 0); > } > > static void ti_sn_bridge_set_dsi_rate(struct ti_sn65dsi86 *pdata) > @@ -1106,6 +1102,13 @@ static void ti_sn_bridge_post_disable(struct drm_bridge *bridge) > { > struct ti_sn65dsi86 *pdata = bridge_to_ti_sn65dsi86(bridge); > > + /* semi auto link training mode OFF */ > + regmap_write(pdata->regmap, SN_ML_TX_MODE_REG, 0); > + /* Num lanes to 0 as per power sequencing in data sheet */ > + regmap_update_bits(pdata->regmap, SN_SSC_CONFIG_REG, DP_NUM_LANES_MASK, 0); > + /* disable DP PLL */ > + regmap_write(pdata->regmap, SN_PLL_ENABLE_REG, 0); > + > if (!pdata->refclk) > ti_sn65dsi86_disable_comms(pdata); > > -- > 2.32.0.432.gabb21c7263-goog > Acked-by: Robert Foss