devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Enric Balletbo i Serra <eballetb@redhat.com>
To: Peter Chen <peter.chen@cixtech.com>
Cc: soc@kernel.org, robh@kernel.org, krzk+dt@kernel.org,
	conor+dt@kernel.org,  catalin.marinas@arm.com, will@kernel.org,
	arnd@arndb.de,  jassisinghbrar@gmail.com,
	linux-arm-kernel@lists.infradead.org,
	 devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	 cix-kernel-upstream@cixtech.com, maz@kernel.org,
	kajetan.puchalski@arm.com
Subject: Re: [PATCH v6 00/10] arm64: Introduce CIX P1 (SKY1) SoC
Date: Thu, 24 Apr 2025 11:11:00 +0200	[thread overview]
Message-ID: <CALE0LRsnuAfaXWPvZAktRk-RKkbhv9DAvdfAfg-AwbMbPynsig@mail.gmail.com> (raw)
In-Reply-To: <20250415072724.3565533-1-peter.chen@cixtech.com>

Hi Peter,

On Tue, Apr 15, 2025 at 9:30 AM Peter Chen <peter.chen@cixtech.com> wrote:
>
> Cixtech P1 (internal name sky1) is high performance generic Armv9 SoC.
> Orion O6 is the Arm V9 Motherboard built by Radxa. You could find brief
> introduction for SoC and related boards at:
> https://radxa.com/products/orion/o6#overview
>
> In this series, we add initial SoC and board support for Kernel building.
> Patch 1-2: add dt-binding doc for CIX and its sky1 SoC
> Patch 3-4: add Arm64 build support
> Patch 5-7: add CIX mailbox driver which needs to support SCMI clock protocol.
> Patch 8-9: add initial dts support for SoC and Orion O6 board

Many thanks for these patches, with these I was able to run the latest
mainline kernel on boot to the console on my Orion O6 board. I think
others already tested just wanted to point out if you can keep me in
the loop, thanks.

If you feel is useful you can add:

Tested-by: Enric Balletbo i Serra <eballetb@redhat.com>

Thanks,
  Enric

> Patch 10: add MAINTAINERS entry
>
> Currently, to run upstream kernel at Orion O6 board, you need to
> use BIOS released by Radxa, and add "clk_ignore_unused=1" at bootargs.
> https://docs.radxa.com/en/orion/o6/bios/install-bios
>
> Changes for v6:
> - Rebase to v6.15-rc2
> - Add mailbox driver
> - Add device tree description for uart, mailbox and scmi firmware (for clock).
>
> Changes for v5:
> - Patch 5: Delete pmu-spe node which need to refine, and add it in future
> - Patch 6: Refine MAINTAINERS for all CIX SoC and adding code tree location
>
> Changes for v4:
> - Move add MAINTAINERS entry patch to the last, and add two dts files entry in it.
> - Add three Krzysztof Kozlowski's Reviewed-by Tags
> - For sky1.dtsi, makes below changes:
>         - Add ppi-partition entry for gic-v3 node, and let pmu-a520 and pmu-a720's interrupt entry
>         get its handle
>         - Remove gic-v3's #redistributor-regions and redistributor-stride properties
>         - Change gic-v3's #interrupt-cells as 4, and change all interrupt specifiers accordingly
>         - Remove "arm,no-tick-in-suspend" for timer due to global counter is at always-on power domain
>         - Remove timer's clock frequency due to firmware has already set it
>
> Changes for v3:
> - Patch 1: Add Krzysztof Kozlowski's Acked-by Tag
> - Patch 2: Add Krzysztof Kozlowski's Reviewed-by Tag
> - Patch 6: Fix two dts coding sytle issues
>
> Changes for v2:
> - Pass dts build check with below commands:
> make O=$OUTKNL dt_binding_check DT_SCHEMA_FILES=vendor-prefixes.yaml
> make O=$OUTKNL dt_binding_check DT_SCHEMA_FILES=arm/cix.yaml
> make O=$OUTKNL CHECK_DTBS=y W=1 cix/sky1-orion-o6.dtb
> - Re-order the patch set, and move vendor-perfixes to the 1st patch.
> - Patch 4: Ordered Kconfig config entry by alpha-numerically
> - Patch 5: Corrects the Ack tag's name
> - Patch 6: see below.
> 1) Corrects the SoF tag's name
> 2) Fix several coding sytle issues
> 3) move linux,cma node to dts file
> 4) delete memory node, memory size is passed by firmware
> 5) delete uart2 node which will be added in future patches
> 6) Improve for pmu and cpu node to stands for more specific cpu model
> 7) Improve the timer node and add hypervisor virtual timer irq
>
> Fugang Duan (1):
>   arm64: Kconfig: add ARCH_CIX for cix silicons
>
> Gary Yang (1):
>   dt-bindings: clock: cix: Add CIX sky1 scmi clock id
>
> Guomin Chen (2):
>   dt-bindings: mailbox: add cix,sky1-mbox
>   mailbox: add CIX mailbox driver
>
> Peter Chen (6):
>   dt-bindings: vendor-prefixes: Add CIX Technology Group Co., Ltd.
>   dt-bindings: arm: add CIX P1 (SKY1) SoC
>   arm64: defconfig: Enable CIX SoC
>   arm64: defconfig: enable CIX mailbox
>   arm64: dts: cix: add initial CIX P1(SKY1) dts support
>   MAINTAINERS: Add CIX SoC maintainer entry
>
>  .../devicetree/bindings/arm/cix.yaml          |  26 +
>  .../bindings/mailbox/cix,sky1-mbox.yaml       |  71 ++
>  .../devicetree/bindings/vendor-prefixes.yaml  |   2 +
>  MAINTAINERS                                   |  11 +
>  arch/arm64/Kconfig.platforms                  |   6 +
>  arch/arm64/boot/dts/Makefile                  |   1 +
>  arch/arm64/boot/dts/cix/Makefile              |   2 +
>  arch/arm64/boot/dts/cix/sky1-orion-o6.dts     |  39 ++
>  arch/arm64/boot/dts/cix/sky1.dtsi             | 335 ++++++++++
>  arch/arm64/configs/defconfig                  |   2 +
>  drivers/mailbox/Kconfig                       |  10 +
>  drivers/mailbox/Makefile                      |   2 +
>  drivers/mailbox/cix-mailbox.c                 | 632 ++++++++++++++++++
>  include/dt-bindings/clock/sky1-clk.h          | 279 ++++++++
>  14 files changed, 1418 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/arm/cix.yaml
>  create mode 100644 Documentation/devicetree/bindings/mailbox/cix,sky1-mbox.yaml
>  create mode 100644 arch/arm64/boot/dts/cix/Makefile
>  create mode 100644 arch/arm64/boot/dts/cix/sky1-orion-o6.dts
>  create mode 100644 arch/arm64/boot/dts/cix/sky1.dtsi
>  create mode 100644 drivers/mailbox/cix-mailbox.c
>  create mode 100644 include/dt-bindings/clock/sky1-clk.h
>
> --
> 2.25.1
>
>


      parent reply	other threads:[~2025-04-24  9:11 UTC|newest]

Thread overview: 33+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-04-15  7:27 [PATCH v6 00/10] arm64: Introduce CIX P1 (SKY1) SoC Peter Chen
2025-04-15  7:27 ` [PATCH v6 01/10] dt-bindings: vendor-prefixes: Add CIX Technology Group Co., Ltd Peter Chen
2025-04-15  7:27 ` [PATCH v6 02/10] dt-bindings: arm: add CIX P1 (SKY1) SoC Peter Chen
2025-04-15  7:27 ` [PATCH v6 03/10] arm64: Kconfig: add ARCH_CIX for cix silicons Peter Chen
2025-04-15  7:27 ` [PATCH v6 04/10] arm64: defconfig: Enable CIX SoC Peter Chen
2025-04-15  7:27 ` [PATCH v6 05/10] dt-bindings: mailbox: add cix,sky1-mbox Peter Chen
2025-04-16  6:34   ` Krzysztof Kozlowski
2025-04-16  8:48     ` Peter Chen
2025-04-17  6:16   ` Krzysztof Kozlowski
2025-04-15  7:27 ` [PATCH v6 06/10] mailbox: add CIX mailbox driver Peter Chen
2025-04-15 18:39   ` Sudeep Holla
2025-04-16  1:04     ` Peter Chen
2025-04-22  1:33   ` Peter Chen
2025-04-15  7:27 ` [PATCH v6 07/10] arm64: defconfig: enable CIX mailbox Peter Chen
2025-04-16  6:35   ` Krzysztof Kozlowski
2025-04-16  8:56     ` Peter Chen
2025-04-15  7:27 ` [PATCH v6 08/10] dt-bindings: clock: cix: Add CIX sky1 scmi clock id Peter Chen
2025-04-16  6:35   ` Krzysztof Kozlowski
2025-04-16  6:38     ` Krzysztof Kozlowski
2025-04-16  8:26       ` Peter Chen
2025-04-16  8:29         ` Krzysztof Kozlowski
2025-04-16  8:55           ` Peter Chen
2025-04-15  7:27 ` [PATCH v6 09/10] arm64: dts: cix: add initial CIX P1(SKY1) dts support Peter Chen
2025-04-15 13:48   ` Kajetan Puchalski
2025-04-16  1:13     ` Peter Chen
2025-04-17  6:18   ` Krzysztof Kozlowski
2025-04-17  6:37     ` Peter Chen
2025-04-17  6:58       ` Krzysztof Kozlowski
2025-04-17  8:24         ` Peter Chen
2025-04-17  6:19   ` Krzysztof Kozlowski
2025-04-17  6:38     ` Peter Chen
2025-04-15  7:27 ` [PATCH v6 10/10] MAINTAINERS: Add CIX SoC maintainer entry Peter Chen
2025-04-24  9:11 ` Enric Balletbo i Serra [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CALE0LRsnuAfaXWPvZAktRk-RKkbhv9DAvdfAfg-AwbMbPynsig@mail.gmail.com \
    --to=eballetb@redhat.com \
    --cc=arnd@arndb.de \
    --cc=catalin.marinas@arm.com \
    --cc=cix-kernel-upstream@cixtech.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=jassisinghbrar@gmail.com \
    --cc=kajetan.puchalski@arm.com \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=maz@kernel.org \
    --cc=peter.chen@cixtech.com \
    --cc=robh@kernel.org \
    --cc=soc@kernel.org \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).