From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2176DC433E0 for ; Fri, 26 Feb 2021 15:11:19 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id D28F864E4B for ; Fri, 26 Feb 2021 15:11:18 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229996AbhBZPLR (ORCPT ); Fri, 26 Feb 2021 10:11:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60490 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229618AbhBZPLO (ORCPT ); Fri, 26 Feb 2021 10:11:14 -0500 Received: from mail-ej1-x632.google.com (mail-ej1-x632.google.com [IPv6:2a00:1450:4864:20::632]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D7E53C061756 for ; Fri, 26 Feb 2021 07:10:33 -0800 (PST) Received: by mail-ej1-x632.google.com with SMTP id jt13so15427307ejb.0 for ; Fri, 26 Feb 2021 07:10:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=qob+x0v3PWoQeSjNHiZO+kB15xvcQ69XpXTQVJz2RPU=; b=a1MDEHM8s09DsnQbF02T997tp4oRe2O37ngvi+1wKL+1pfve0tWdfjpaxAYTPYjbQp Va2oSjrin0RnNf5eHoWp7n+V0DxLvLXzxan2yj7/Q2ZJU7RXgr5AmxKC73hwD0SsMOpC /kKpSGfnaWzC+f55rJmmjNCqG0jOtkaRZxnIU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=qob+x0v3PWoQeSjNHiZO+kB15xvcQ69XpXTQVJz2RPU=; b=ksc4TB28SZGI21nzeGHHmUDxnmsMtRO3r/icEST+4j18FZIIHVADKXyETuK6TgvR+l a3cw/a7Gb2CVcL4XOsZQ5qQ8jT5IQL7ZUbCPNaF3BDk+mJUQq1UHgORhuEVc4rmgZFAs 4FI3qPUiCKbt3JMc2CMi8E/RR63HrDqo18d9Av5sskLi4ueNhy+BY0GPGLtuFMWjcSs8 06gWmjN9WZ9+TPdy12nTVxIMKX6ZrlTD8xUiOmia72WJx1eyPGztFCYo12lgM10CCS5y +mdmNrcR7hOWgepKo/8SqvNYNW2K4UwRrzS7kjeDC6Cuat0/Ldd0ey7cvdZGX8zvPfj1 LjDQ== X-Gm-Message-State: AOAM530UJc11R/Ne/iUEYPlOhyQLZD0n/V474SCAgyYjgM3L6d0rMGpX Y3OT+Ma21FEG0fHbVzZk9/fRGOaj6WmGkiSuyohFGw== X-Google-Smtp-Source: ABdhPJyoRqbRLP+Q6WlKYXMUH1kbTuEF+ZlC2okW0g37gPI8Gl8+y1kqX+nuWxY1JhpGJZkn81TY1UVsxXTQR5Sy/6s= X-Received: by 2002:a17:906:3fc3:: with SMTP id k3mr3911081ejj.522.1614352232483; Fri, 26 Feb 2021 07:10:32 -0800 (PST) MIME-Version: 1.0 References: <20201223191402.378560-1-jagan@amarulasolutions.com> <20201223191402.378560-3-jagan@amarulasolutions.com> <21398844-c334-f753-0fac-144a0cdc29dc@foss.st.com> In-Reply-To: From: Jagan Teki Date: Fri, 26 Feb 2021 20:40:20 +0530 Message-ID: Subject: Re: [PATCH 2/5] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 SoM To: Alexandre TORGUE Cc: Maxime Coquelin , Alexandre Torgue , Rob Herring , devicetree , linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel , linux-kernel , linux-amarula , Matteo Lisi , Francesco Utel , Mirko Ardinghi Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On Fri, Feb 26, 2021 at 8:39 PM Alexandre TORGUE wrote: > > Hi Jagan > > On 2/24/21 7:05 PM, Jagan Teki wrote: > > On Mon, Jan 25, 2021 at 8:35 PM Alexandre TORGUE > > wrote: > >> > >> Hi, > >> > >> On 12/23/20 8:13 PM, Jagan Teki wrote: > >>> MicroGEA STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. > >>> > >>> General features: > >>> - STM32MP157AAC > >>> - Up to 1GB DDR3L-800 > >>> - 512MB Nand flash > >>> - I2S > >>> > >>> MicroGEA STM32MP1 needs to mount on top of Engicam MicroDev carrier > >>> boards for creating complete platform solutions. > >>> > >>> Add support for it. > >>> > >>> Signed-off-by: Matteo Lisi > >>> Signed-off-by: Francesco Utel > >>> Signed-off-by: Mirko Ardinghi > >>> Signed-off-by: Jagan Teki > >>> --- > >>> .../dts/stm32mp157a-microgea-stm32mp1.dtsi | 147 ++++++++++++++++++ > >>> 1 file changed, 147 insertions(+) > >>> create mode 100644 arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi > >>> > >>> diff --git a/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi > >>> new file mode 100644 > >>> index 000000000000..97d569107bfe > >>> --- /dev/null > >>> +++ b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi > >>> @@ -0,0 +1,147 @@ > >>> +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) > >>> +/* > >>> + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved > >>> + * Copyright (c) 2020 Engicam srl > >>> + * Copyright (c) 2020 Amarula Solutons(India) > >>> + */ > >>> + > >> > >> If STM32MP157AAC is soldered onto this board, you should include SoC > >> dtsi here and no into MicroDev 2.0 board. No ? > > > > No, it's an SoM dtsi. and it can be associated with the respective > > carrier board and include files are attached in its dts. > > > > Please check the next patches on this series. > Ok, I thought it was a mistake as you mentioned "- STM32MP157AAC" in > your commit message. Please check, v2 for this series. thanks! Jagan.