From: Geert Uytterhoeven <geert@linux-m68k.org>
To: Prabhakar <prabhakar.csengg@gmail.com>
Cc: Andrzej Hajda <andrzej.hajda@intel.com>,
Neil Armstrong <neil.armstrong@linaro.org>,
Robert Foss <rfoss@kernel.org>,
Laurent Pinchart <Laurent.pinchart@ideasonboard.com>,
Jonas Karlman <jonas@kwiboo.se>,
Jernej Skrabec <jernej.skrabec@gmail.com>,
David Airlie <airlied@gmail.com>,
Simona Vetter <simona@ffwll.ch>,
Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
Maxime Ripard <mripard@kernel.org>,
Thomas Zimmermann <tzimmermann@suse.de>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Biju Das <biju.das.jz@bp.renesas.com>,
Mauro Carvalho Chehab <mchehab@kernel.org>,
Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>,
Stephen Boyd <sboyd@kernel.org>,
Philipp Zabel <p.zabel@pengutronix.de>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-renesas-soc@vger.kernel.org, linux-media@vger.kernel.org,
linux-clk@vger.kernel.org,
Fabrizio Castro <fabrizio.castro.jz@renesas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: Re: [PATCH 00/17] Add support for DU and DSI on the Renesas RZ/V2H(P) SoC
Date: Mon, 31 Mar 2025 11:59:48 +0200 [thread overview]
Message-ID: <CAMuHMdWVd0K_w+vPDBcmCzxFJ3JgyXfUd+h0OTCdcjmj8D0trA@mail.gmail.com> (raw)
In-Reply-To: <20250330210717.46080-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
Hi Prabhakar,
Thanks for your series!
On Sun, 30 Mar 2025 at 23:08, Prabhakar <prabhakar.csengg@gmail.com> wrote:
> Note, the clock patches aplly on top of the following patch series:
> - https://lore.kernel.org/all/20250228202655.491035-1-prabhakar.mahadev-lad.rj@bp.renesas.com/
> - https://lore.kernel.org/all/20250328200105.176129-1-prabhakar.mahadev-lad.rj@bp.renesas.com/
Same comment as on "[PATCH 0/6] clk: renesas: rzv2h: Add clock and
reset entries for USB2 and GBETH".
The first patch series was ultimately ignored because it was not clear how
it related to other similar patches for the same driver; the
second patch series is new, and depends on it. So please coordinate
and resend, based on renesas-clk-for-v6.16, or even better, v6.15-rc1
next week.
I may still review some clock patches (the ones that do not depend
on pending new constructs) in this series this week, if time permits,
but I won't apply them.
Thanks!
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
next prev parent reply other threads:[~2025-03-31 10:00 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-30 21:06 [PATCH 00/17] Add support for DU and DSI on the Renesas RZ/V2H(P) SoC Prabhakar
2025-03-30 21:06 ` [PATCH 01/17] clk: renesas: rzv2h-cpg: Add support for DSI clocks Prabhakar
2025-03-30 21:06 ` [PATCH 02/17] clk: renesas: r9a09g057: Add clock and reset entries for DSI and LCDC Prabhakar
2025-03-30 21:06 ` [PATCH 03/17] media: dt-bindings: media: renesas,vsp1: Document RZ/V2H(P) Prabhakar
2025-03-31 8:21 ` Krzysztof Kozlowski
2025-03-30 21:07 ` [PATCH 04/17] media: dt-bindings: media: renesas,fcp: Document RZ/V2H(P) SoC Prabhakar
2025-03-31 8:22 ` Krzysztof Kozlowski
2025-03-30 21:07 ` [PATCH 05/17] dt-bindings: display: renesas,rzg2l-du: Add support for " Prabhakar
2025-03-31 8:24 ` Krzysztof Kozlowski
2025-04-08 10:36 ` Lad, Prabhakar
2025-03-30 21:07 ` [PATCH 06/17] dt-bindings: display: bridge: renesas,dsi: " Prabhakar
2025-03-31 8:25 ` Krzysztof Kozlowski
2025-04-04 15:33 ` Lad, Prabhakar
2025-03-30 21:07 ` [PATCH 07/17] drm: renesas: rz-du: " Prabhakar
2025-03-30 21:07 ` [PATCH 08/17] drm: renesas: rz-du: mipi_dsi: Add min check for VCLK range Prabhakar
2025-03-31 12:26 ` Biju Das
2025-03-30 21:07 ` [PATCH 09/17] drm: renesas: rz-du: mipi_dsi: Simplify HSFREQ calculation Prabhakar
2025-03-31 12:28 ` Biju Das
2025-03-30 21:07 ` [PATCH 10/17] drm: renesas: rz-du: mipi_dsi: Use VCLK for " Prabhakar
2025-03-30 21:07 ` [PATCH 11/17] drm: renesas: rz-du: mipi_dsi: Add OF data support Prabhakar
2025-03-31 12:38 ` Biju Das
2025-03-31 13:58 ` Lad, Prabhakar
2025-03-31 14:14 ` Biju Das
2025-03-31 14:44 ` Lad, Prabhakar
2025-03-31 15:04 ` Biju Das
2025-03-31 15:27 ` Lad, Prabhakar
2025-04-01 5:23 ` Biju Das
2025-03-30 21:07 ` [PATCH 12/17] drm: renesas: rz-du: mipi_dsi: Use mHz for D-PHY frequency calculations Prabhakar
2025-03-30 21:07 ` [PATCH 13/17] drm: renesas: rz-du: mipi_dsi: Add feature flag for 16BPP support Prabhakar
2025-03-31 12:29 ` Geert Uytterhoeven
2025-03-31 14:02 ` Lad, Prabhakar
2025-03-30 21:07 ` [PATCH 14/17] drm: renesas: rz-du: mipi_dsi: Add dphy_late_init() callback for RZ/V2H(P) Prabhakar
2025-03-30 21:07 ` [PATCH 15/17] drm: renesas: rz-du: mipi_dsi: Add function pointers for configuring VCLK and mode validation Prabhakar
2025-03-30 21:07 ` [PATCH 16/17] drm: renesas: rz-du: mipi_dsi: Add support for LPCLK handling Prabhakar
2025-03-31 12:44 ` Biju Das
2025-03-31 14:00 ` Lad, Prabhakar
2025-03-30 21:07 ` [PATCH 17/17] drm: renesas: rz-du: mipi_dsi: Add support for RZ/V2H(P) SoC Prabhakar
2025-04-02 18:27 ` Biju Das
2025-04-04 15:27 ` Lad, Prabhakar
2025-03-31 9:59 ` Geert Uytterhoeven [this message]
2025-04-03 11:51 ` [PATCH 00/17] Add support for DU and DSI on the Renesas " Tomi Valkeinen
2025-04-03 13:05 ` Lad, Prabhakar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAMuHMdWVd0K_w+vPDBcmCzxFJ3JgyXfUd+h0OTCdcjmj8D0trA@mail.gmail.com \
--to=geert@linux-m68k.org \
--cc=Laurent.pinchart@ideasonboard.com \
--cc=airlied@gmail.com \
--cc=andrzej.hajda@intel.com \
--cc=biju.das.jz@bp.renesas.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fabrizio.castro.jz@renesas.com \
--cc=jernej.skrabec@gmail.com \
--cc=jonas@kwiboo.se \
--cc=kieran.bingham+renesas@ideasonboard.com \
--cc=krzk+dt@kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-media@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=maarten.lankhorst@linux.intel.com \
--cc=mchehab@kernel.org \
--cc=mripard@kernel.org \
--cc=neil.armstrong@linaro.org \
--cc=p.zabel@pengutronix.de \
--cc=prabhakar.csengg@gmail.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=rfoss@kernel.org \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=simona@ffwll.ch \
--cc=tzimmermann@suse.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).