From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,MAILING_LIST_MULTI,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5C062C64E8A for ; Thu, 3 Dec 2020 01:19:02 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 09D9022206 for ; Thu, 3 Dec 2020 01:19:01 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729341AbgLCBSw (ORCPT ); Wed, 2 Dec 2020 20:18:52 -0500 Received: from mail.kernel.org ([198.145.29.99]:35138 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726865AbgLCBSv (ORCPT ); Wed, 2 Dec 2020 20:18:51 -0500 Date: Wed, 2 Dec 2020 17:18:07 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1606958291; bh=oK49+6uiyYK8qGmcDkTjQpoV00j5lve2FqN328f0oAE=; h=From:To:Cc:Subject:References:In-Reply-To:From; b=bQxsS1KnP0r3tl7/DWrHreFCf+JNdYldbZciAV3i4UDCkOdwEY0Cy0lj6RWgFYk6t UWgVc1kYGPASviRlr108xbzGwkwsPO3nJRnyJTOP3MoFcUnZhXVZWDvW8knSWiT4hB 6CHUPU+nB+EGip8fq695ujwhwQf8kUYGLvbMu3n9sI+6KyNfUuimYLhHjUK1eNPwVn PUEWRuZvUyCz+BDdWNplLzs4767n+oIHDLXl5KHiDBC7NUnSKIDq7QkpkKQZ4eHaAU yo+y/TcIqNzMegC94L86NNe0szTr+ID3cI7e+sJN8zBjr1EWzCHeuNIuGqhh2Gg38W /Tqk7k+3at1rA== From: Eric Biggers To: Adrian Hunter Cc: linux-mmc@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-fscrypt@vger.kernel.org, Satya Tangirala , Ulf Hansson , Andy Gross , Bjorn Andersson , Ritesh Harjani , Asutosh Das , Rob Herring , Neeraj Soni , Barani Muthukumaran , Peng Zhou , Stanley Chu , Konrad Dybcio Subject: Re: [PATCH 8/8] mmc: sdhci-msm: add Inline Crypto Engine support Message-ID: References: <20201112194011.103774-1-ebiggers@kernel.org> <20201112194011.103774-9-ebiggers@kernel.org> <77142346-623e-3ca7-6c16-0adca68377f1@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <77142346-623e-3ca7-6c16-0adca68377f1@intel.com> Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On Wed, Dec 02, 2020 at 03:56:21PM +0200, Adrian Hunter wrote: > > +/* Poll until all BIST (built-in self test) bits are reset */ > > +static int sdhci_msm_ice_wait_bist_status(struct sdhci_msm_host *msm_host) > > +{ > > + int count; > > + u32 reg; > > + > > + for (count = 0; count < 100; count++) { > > + reg = sdhci_msm_ice_readl(msm_host, QCOM_ICE_REG_BIST_STATUS); > > + if (!(reg & QCOM_ICE_BIST_STATUS_MASK)) > > + break; > > + udelay(50); > > usleep_range ? > > Also could use read_poll_timeout() here > I'll change it to use readl_poll_timeout(). - Eric