* [PATCH] arm64: tegra: Fix non-prefetchable aperture of PCIe C3 controller
@ 2022-10-25 18:25 Vidya Sagar
2022-11-17 21:56 ` Thierry Reding
0 siblings, 1 reply; 2+ messages in thread
From: Vidya Sagar @ 2022-10-25 18:25 UTC (permalink / raw)
To: robh+dt, krzysztof.kozlowski+dt, thierry.reding, jonathanh,
mperttunen
Cc: devicetree, linux-tegra, linux-kernel, kthota, mmaddireddy,
vidyas, sagar.tv
Fix the starting address of the non-prefetchable aperture of PCIe C3
controller.
Fixes: ec142c44b026 ("arm64: tegra: Add P2U and PCIe controller nodes to Tegra234 DT")
Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
---
arch/arm64/boot/dts/nvidia/tegra234.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/nvidia/tegra234.dtsi b/arch/arm64/boot/dts/nvidia/tegra234.dtsi
index 5d7df32fd159..85b0dea33117 100644
--- a/arch/arm64/boot/dts/nvidia/tegra234.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra234.dtsi
@@ -2343,7 +2343,7 @@
bus-range = <0x0 0xff>;
ranges = <0x43000000 0x21 0x00000000 0x21 0x00000000 0x0 0x28000000>, /* prefetchable memory (640 MB) */
- <0x02000000 0x0 0x40000000 0x21 0xe8000000 0x0 0x08000000>, /* non-prefetchable memory (128 MB) */
+ <0x02000000 0x0 0x40000000 0x21 0x28000000 0x0 0x08000000>, /* non-prefetchable memory (128 MB) */
<0x01000000 0x0 0x34100000 0x00 0x34100000 0x0 0x00100000>; /* downstream I/O (1 MB) */
interconnects = <&mc TEGRA234_MEMORY_CLIENT_PCIE3R &emc>,
--
2.17.1
^ permalink raw reply related [flat|nested] 2+ messages in thread* Re: [PATCH] arm64: tegra: Fix non-prefetchable aperture of PCIe C3 controller
2022-10-25 18:25 [PATCH] arm64: tegra: Fix non-prefetchable aperture of PCIe C3 controller Vidya Sagar
@ 2022-11-17 21:56 ` Thierry Reding
0 siblings, 0 replies; 2+ messages in thread
From: Thierry Reding @ 2022-11-17 21:56 UTC (permalink / raw)
To: Vidya Sagar
Cc: robh+dt, krzysztof.kozlowski+dt, jonathanh, mperttunen,
devicetree, linux-tegra, linux-kernel, kthota, mmaddireddy,
sagar.tv
[-- Attachment #1: Type: text/plain, Size: 433 bytes --]
On Tue, Oct 25, 2022 at 11:55:08PM +0530, Vidya Sagar wrote:
> Fix the starting address of the non-prefetchable aperture of PCIe C3
> controller.
>
> Fixes: ec142c44b026 ("arm64: tegra: Add P2U and PCIe controller nodes to Tegra234 DT")
> Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
> ---
> arch/arm64/boot/dts/nvidia/tegra234.dtsi | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
Applied, thanks.
Thierry
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2022-11-17 21:57 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2022-10-25 18:25 [PATCH] arm64: tegra: Fix non-prefetchable aperture of PCIe C3 controller Vidya Sagar
2022-11-17 21:56 ` Thierry Reding
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).