From: Bjorn Andersson <bjorn.andersson@linaro.org>
To: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com>
Cc: agross@kernel.org, lgirdwood@gmail.com, broonie@kernel.org,
robh+dt@kernel.org, quic_plai@quicinc.com,
bgoswami@codeaurora.org, perex@perex.cz, tiwai@suse.com,
srinivas.kandagatla@linaro.org, rohitkr@codeaurora.org,
linux-arm-msm@vger.kernel.org, alsa-devel@alsa-project.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
swboyd@chromium.org, judyhsiao@chromium.org,
Linus Walleij <linus.walleij@linaro.org>,
linux-gpio@vger.kernel.org,
Venkata Prasad Potturu <quic_potturu@quicinc.com>
Subject: Re: [PATCH v10 3/7] pinctrl: qcom: Update macro name to LPI specific
Date: Tue, 8 Mar 2022 09:46:10 -0800 [thread overview]
Message-ID: <YieWYtK5gCCIaPA+@ripper> (raw)
In-Reply-To: <1646737394-4740-4-git-send-email-quic_srivasam@quicinc.com>
On Tue 08 Mar 03:03 PST 2022, Srinivasa Rao Mandadapu wrote:
> Update NO_SLEW macro to LPI_NO_SLEW macro as this driver lpi specific.
>
> Signed-off-by: Srinivasa Rao Mandadapu <quic_srivasam@quicinc.com>
> Co-developed-by: Venkata Prasad Potturu <quic_potturu@quicinc.com>
> Signed-off-by: Venkata Prasad Potturu <quic_potturu@quicinc.com>
> Reviewed-by: Stephen Boyd <swboyd@chromium.org>
Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Regards,
Bjorn
> ---
> drivers/pinctrl/qcom/pinctrl-lpass-lpi.c | 16 ++++++++--------
> 1 file changed, 8 insertions(+), 8 deletions(-)
>
> diff --git a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c
> index 2f19ab4..3c15f80 100644
> --- a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c
> +++ b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c
> @@ -40,7 +40,7 @@
> #define LPI_GPIO_KEEPER 0x2
> #define LPI_GPIO_PULL_UP 0x3
> #define LPI_GPIO_DS_TO_VAL(v) (v / 2 - 1)
> -#define NO_SLEW -1
> +#define LPI_NO_SLEW -1
>
> #define LPI_FUNCTION(fname) \
> [LPI_MUX_##fname] = { \
> @@ -193,14 +193,14 @@ static const struct lpi_pingroup sm8250_groups[] = {
> LPI_PINGROUP(3, 8, swr_rx_clk, qua_mi2s_data, _, _),
> LPI_PINGROUP(4, 10, swr_rx_data, qua_mi2s_data, _, _),
> LPI_PINGROUP(5, 12, swr_tx_data, swr_rx_data, _, _),
> - LPI_PINGROUP(6, NO_SLEW, dmic1_clk, i2s1_clk, _, _),
> - LPI_PINGROUP(7, NO_SLEW, dmic1_data, i2s1_ws, _, _),
> - LPI_PINGROUP(8, NO_SLEW, dmic2_clk, i2s1_data, _, _),
> - LPI_PINGROUP(9, NO_SLEW, dmic2_data, i2s1_data, _, _),
> + LPI_PINGROUP(6, LPI_NO_SLEW, dmic1_clk, i2s1_clk, _, _),
> + LPI_PINGROUP(7, LPI_NO_SLEW, dmic1_data, i2s1_ws, _, _),
> + LPI_PINGROUP(8, LPI_NO_SLEW, dmic2_clk, i2s1_data, _, _),
> + LPI_PINGROUP(9, LPI_NO_SLEW, dmic2_data, i2s1_data, _, _),
> LPI_PINGROUP(10, 16, i2s2_clk, wsa_swr_clk, _, _),
> LPI_PINGROUP(11, 18, i2s2_ws, wsa_swr_data, _, _),
> - LPI_PINGROUP(12, NO_SLEW, dmic3_clk, i2s2_data, _, _),
> - LPI_PINGROUP(13, NO_SLEW, dmic3_data, i2s2_data, _, _),
> + LPI_PINGROUP(12, LPI_NO_SLEW, dmic3_clk, i2s2_data, _, _),
> + LPI_PINGROUP(13, LPI_NO_SLEW, dmic3_data, i2s2_data, _, _),
> };
>
> static const struct lpi_function sm8250_functions[] = {
> @@ -435,7 +435,7 @@ static int lpi_config_set(struct pinctrl_dev *pctldev, unsigned int group,
> }
>
> slew_offset = g->slew_offset;
> - if (slew_offset == NO_SLEW)
> + if (slew_offset == LPI_NO_SLEW)
> break;
>
> mutex_lock(&pctrl->slew_access_lock);
> --
> 2.7.4
>
next prev parent reply other threads:[~2022-03-08 17:44 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-08 11:03 [PATCH v10 0/7] Add pin control support for lpass sc7280 Srinivasa Rao Mandadapu
2022-03-08 11:03 ` [PATCH v10 1/7] dt-bindings: pinctrl: qcom: Update lpass lpi file name to SoC specific Srinivasa Rao Mandadapu
2022-03-08 11:03 ` [PATCH v10 2/7] dt-bindings: pinctrl: qcom: Add sc7280 lpass lpi pinctrl bindings Srinivasa Rao Mandadapu
2022-03-08 11:03 ` [PATCH v10 3/7] pinctrl: qcom: Update macro name to LPI specific Srinivasa Rao Mandadapu
2022-03-08 17:46 ` Bjorn Andersson [this message]
2022-03-08 11:03 ` [PATCH v10 4/7] pinctrl: qcom: Update lpi pin group structure Srinivasa Rao Mandadapu
2022-03-08 17:55 ` Bjorn Andersson
2022-03-15 15:16 ` Srinivasa Rao Mandadapu
2022-03-08 11:03 ` [PATCH v10 5/7] pinctrl: qcom: Extract chip specific LPASS LPI code Srinivasa Rao Mandadapu
2022-03-08 18:02 ` Bjorn Andersson
2022-03-15 15:18 ` Srinivasa Rao Mandadapu
2022-03-08 11:03 ` [PATCH v10 6/7] pinctrl: qcom: Add SC7280 lpass pin configuration Srinivasa Rao Mandadapu
2022-03-08 11:03 ` [PATCH v10 7/7] pinctrl: qcom: Update clock voting as optional Srinivasa Rao Mandadapu
2022-03-08 18:13 ` Bjorn Andersson
2022-03-15 15:33 ` Srinivasa Rao Mandadapu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YieWYtK5gCCIaPA+@ripper \
--to=bjorn.andersson@linaro.org \
--cc=agross@kernel.org \
--cc=alsa-devel@alsa-project.org \
--cc=bgoswami@codeaurora.org \
--cc=broonie@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=judyhsiao@chromium.org \
--cc=lgirdwood@gmail.com \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=perex@perex.cz \
--cc=quic_plai@quicinc.com \
--cc=quic_potturu@quicinc.com \
--cc=quic_srivasam@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=rohitkr@codeaurora.org \
--cc=srinivas.kandagatla@linaro.org \
--cc=swboyd@chromium.org \
--cc=tiwai@suse.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).