From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f65.google.com (mail-ej1-f65.google.com [209.85.218.65]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6A0AA1A08C5 for ; Fri, 29 Nov 2024 17:50:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.65 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732902632; cv=none; b=lV9gSra/nL56amsSNirUPKgcKHsk8IjcwCBxSQH3LB54evfuCgDLG6duWzqP/8I+UF5DvL0cm4RXS6gx9CeisG8wcYC0Qykx7rCsEw56JTJVvtXxorKXT/9d/yaf8hGgyOD5E7r0RRAtH74FMU2e2z6VWHTo0N3yInAkTi2r98E= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732902632; c=relaxed/simple; bh=8ImrQXCJjXUd91H2/9i3Z8wuNRacPGJigWYHLmK2W1I=; h=From:Date:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=FH6gbcxgWB0lrgs+JzfKlzVzaSpXBNbgsf68QEPpNiiMBZlekBuVu85I39rH34Qi3BsILwICTWiKOTWa8++HdblclXvmdy5D+mTt+W6WXQwIrzEjvaZetIPUHgjZHo0TthBIkb/7uiRfbkVpomMEXNkX1HmYN1bOOuS5rTCyYko= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=GT7W9T1u; arc=none smtp.client-ip=209.85.218.65 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="GT7W9T1u" Received: by mail-ej1-f65.google.com with SMTP id a640c23a62f3a-aa1e6ecd353so125329866b.1 for ; Fri, 29 Nov 2024 09:50:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1732902628; x=1733507428; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:date:from:from:to:cc:subject:date:message-id:reply-to; bh=PqZrAfjye64ZhMw5Co4hhbixNEOQJOzDdw3eUKG3fbQ=; b=GT7W9T1ukkeXC48tyZU/KQTWNbKY9O39uvVW0jyGsneTTdwIWHe2s0CvdUB0yaNIw3 Z9X1SYjXH9C8H7RI3dJdkTwYs4xQMQjdkj2LmZz7hYAgS6pH1tawBNpmWlRRw3F09TSL QH+e0alGomOwptCbrYWGTEqqlTgNgCIvF5IX1bwCeBvt7HmNs15UH0dh8ChYyv0hFrup luUmNlS41MKVZRs0H50dbLiA4F57degpX8ujNliwnC73Ip2deV5vxdHr0xNNd5EP459u SJYzjgxHw3OzPH/mYuGtnpH43NZcco9mAR+gD7gttSdmorJ+qx2/dfl/UnORJHRvJUei qMKw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732902628; x=1733507428; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:date:from:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=PqZrAfjye64ZhMw5Co4hhbixNEOQJOzDdw3eUKG3fbQ=; b=veeKnU6YAo8Ox2jri8Us5XCMfcpWWSPHTGoGzBMFRpQqffBfSwdW3oC69N1i9y24st K+h6vHnAeNIXkLXi3oDAybMA6qxWLUphqQxs26jOFMEKzPZvuwWzxF2bcyP/bTIfADUw nOpV04l5pJ/Ihojfo/0Su4upvYzE9no7Bwc13MOFpUFp7XSLhHPk6LDEsX5QvrqGHi7H VVH2uWdp1iYS1AUOY4V8IhqRkf/5WOqgoiI/OIIoWQIAafHz3Hr1nG1eiuyN88oAFPwH Fb5sVAK+AJE0BbY8SZXxzTJV/NpLXrWfV5a+mCB2DH6jf5wk8Ozz6WgbVmy1KMuPiDB8 wv2A== X-Forwarded-Encrypted: i=1; AJvYcCV1mzDyOU1MQPIZnaR0oV8j8eroyKu7XfoQhqACSipkO1IrCmVAxRRRZP8iD5Lc9pojoeyTWXxtUvpQ@vger.kernel.org X-Gm-Message-State: AOJu0Yymronm8oe82b1we/Azv1SEDFhvcede+isBFwK3Y5kj4P5j1Jqn QWpcpie0UATGbf/E33zOExpuSNsKu6GY7mRp1jMZkWw5SKRik8+2BjHSHgyLE00= X-Gm-Gg: ASbGncs1JlSQvrY1PzsDf1D+h33T8Nx68ovsvItiBFrSK7MO135qwHPXO8GCx9l/C1O lRl9b8f/7bZVQCM11B5Bl4OGv8dN1o6tqCbFurmb/byHrNisSpvNYtVv9SK2Tf6K4pfEVjujsvw YDwHycIjSf359aDYSFEDGv1aNceiriUXv1xb6dcfLGsMHVhLBQkbAguj7TgPeE65NwmHDHcjq4k ozvfCX2lJLzYoHWR7ysi5YiCMQhSEHnPgQOaRnVy+bTc19X9mfoPwuuutlsUL80WLgTh5Jliemu QIhT3BiQUOmRTgSmMzx/ X-Google-Smtp-Source: AGHT+IF7i5rs2I/Z8Do8qBVzOITzII4lxVZ5lVsk4D6hBN3DGyS3RbzWkQK53YgfV1EgQ7zK28Pzig== X-Received: by 2002:a05:6402:13d3:b0:5d0:224b:d4c1 with SMTP id 4fb4d7f45d1cf-5d080c53c5dmr12990539a12.25.1732902627665; Fri, 29 Nov 2024 09:50:27 -0800 (PST) Received: from localhost (host-79-49-220-127.retail.telecomitalia.it. [79.49.220.127]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5d0b264f0d2sm996856a12.72.2024.11.29.09.50.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Nov 2024 09:50:27 -0800 (PST) From: Andrea della Porta X-Google-Original-From: Andrea della Porta Date: Fri, 29 Nov 2024 18:51:00 +0100 To: Stefan Wahren Cc: Andrea della Porta , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Broadcom internal kernel review list , Lorenzo Pieralisi , Krzysztof Wilczynski , Manivannan Sadhasivam , Bjorn Helgaas , Linus Walleij , Catalin Marinas , Will Deacon , Bartosz Golaszewski , Derek Kiernan , Dragan Cvetic , Arnd Bergmann , Greg Kroah-Hartman , Saravana Kannan , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-gpio@vger.kernel.org, Masahiro Yamada , Herve Codina , Luca Ceresoli , Thomas Petazzoni , Andrew Lunn Subject: Re: [PATCH v4 02/10] dt-bindings: pinctrl: Add RaspberryPi RP1 gpio/pinctrl/pinmux bindings Message-ID: References: <9b83c5ee8345e4fe26e942f343305fdddc01c59f.1732444746.git.andrea.porta@suse.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Hi Stephan, On 19:12 Mon 25 Nov , Stefan Wahren wrote: > Hi Andrea, > > Am 24.11.24 um 11:51 schrieb Andrea della Porta: > > Add device tree bindings for the gpio/pin/mux controller that is part of > > the RP1 multi function device, and relative entries in MAINTAINERS file. > > > > Signed-off-by: Andrea della Porta > > --- > > .../pinctrl/raspberrypi,rp1-gpio.yaml | 193 ++++++++++++++++++ > > MAINTAINERS | 2 + > > 2 files changed, 195 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/pinctrl/raspberrypi,rp1-gpio.yaml > > > > diff --git a/Documentation/devicetree/bindings/pinctrl/raspberrypi,rp1-gpio.yaml b/Documentation/devicetree/bindings/pinctrl/raspberrypi,rp1-gpio.yaml > > new file mode 100644 > > index 000000000000..21923d39c1bc > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/pinctrl/raspberrypi,rp1-gpio.yaml > > @@ -0,0 +1,193 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/pinctrl/raspberrypi,rp1-gpio.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: RaspberryPi RP1 GPIO/Pinconf/Pinmux Controller submodule > > + > > +maintainers: > > + - Andrea della Porta > > + > > +description: > > + The RP1 chipset is a Multi Function Device containing, among other > > + sub-peripherals, a gpio/pinconf/mux controller whose 54 pins are grouped > > + into 3 banks. > > + It works also as an interrupt controller for those gpios. > > + > > +properties: > > + compatible: > > + const: raspberrypi,rp1-gpio > > + > > + reg: > > + maxItems: 3 > > + description: One reg specifier for each one of the 3 pin banks. > > + > > + '#gpio-cells': > > + description: The first cell is the pin number and the second cell is used > > + to specify the flags (see include/dt-bindings/gpio/gpio.h). > > + const: 2 > > + > > + gpio-controller: true > > + > > + gpio-ranges: > > + maxItems: 1 > > + > > + gpio-line-names: > > + maxItems: 54 > > + > > + interrupts: > > + maxItems: 3 > > + description: One interrupt specifier for each one of the 3 pin banks. > > + > > + '#interrupt-cells': > > + description: > > + Specifies the Bank number [0, 1, 2] and Flags as defined in > > + include/dt-bindings/interrupt-controller/irq.h. > > + const: 2 > > + > > + interrupt-controller: true > > + > > +patternProperties: > > + "-state$": > > + oneOf: > > + - $ref: "#/$defs/raspberrypi-rp1-state" > > + - patternProperties: > > + "-pins$": > > + $ref: "#/$defs/raspberrypi-rp1-state" > > + additionalProperties: false > > + > > +$defs: > > + raspberrypi-rp1-state: > > + allOf: > > + - $ref: pincfg-node.yaml# > > + - $ref: pinmux-node.yaml# > > + > > + description: > > + Pin controller client devices use pin configuration subnodes (children > > + and grandchildren) for desired pin configuration. > > + Client device subnodes use below standard properties. > > + > > + properties: > > + pins: > > + description: > > + List of gpio pins affected by the properties specified in this > > + subnode. > > + items: > > + pattern: "^gpio([0-9]|[1-5][0-9])$" > > + > > + function: > > + enum: [ alt0, alt1, alt2, alt3, alt4, gpio, alt6, alt7, alt8, none, > > + aaud, dcd0, dpi, dsi0_te_ext, dsi1_te_ext, dsr0, dtr0, gpclk0, > > + gpclk1, gpclk2, gpclk3, gpclk4, gpclk5, i2c0, i2c1, i2c2, i2c3, > > + i2c4, i2c5, i2c6, i2s0, i2s1, i2s2, ir, mic, pcie_clkreq_n, > > + pio, proc_rio, pwm0, pwm1, ri0, sd0, sd1, spi0, spi1, spi2, > > + spi3, spi4, spi5, spi6, spi7, spi8, uart0, uart1, uart2, uart3, > > + uart4, uart5, vbus0, vbus1, vbus2, vbus3 ] > > + > > + description: > > + Specify the alternative function to be configured for the specified > > + pins. > > + > > + bias-disable: true > > + bias-pull-down: true > > + bias-pull-up: true > > + slew-rate: > > + description: 0 is slow slew rate, 1 is fast slew rate > > + enum: [ 0, 1 ] > > + drive-strength: > > + enum: [ 2, 4, 8, 12 ] > according to the driver in patch 4 the following should also be > supported by the hardware: > > input-enable, input-schmitt-enable, output-enable, output-low, output-high You are right, added. Many thanks, Andrea > > + > > + additionalProperties: false > > + > > +allOf: > > + - $ref: pinctrl.yaml# > > + > > +required: > > + - reg > > + - compatible > > + - '#gpio-cells' > > + - gpio-controller > > + - interrupts > > + - '#interrupt-cells' > > + - interrupt-controller > > + > > +unevaluatedProperties: false > > + > > +examples: > > + - | > > + #include > > + > > + rp1 { > > + #address-cells = <2>; > > + #size-cells = <2>; > > + > > + rp1_gpio: pinctrl@c0400d0000 { > > + reg = <0xc0 0x400d0000 0x0 0xc000>, > > + <0xc0 0x400e0000 0x0 0xc000>, > > + <0xc0 0x400f0000 0x0 0xc000>; > > + compatible = "raspberrypi,rp1-gpio"; > > + gpio-controller; > > + #gpio-cells = <2>; > > + interrupt-controller; > > + #interrupt-cells = <2>; > > + interrupts = <0 IRQ_TYPE_LEVEL_HIGH>, > > + <1 IRQ_TYPE_LEVEL_HIGH>, > > + <2 IRQ_TYPE_LEVEL_HIGH>; > > + gpio-line-names = > > + "ID_SDA", // GPIO0 > > + "ID_SCL", // GPIO1 > > + "GPIO2", "GPIO3", "GPIO4", "GPIO5", "GPIO6", > > + "GPIO7", "GPIO8", "GPIO9", "GPIO10", "GPIO11", > > + "GPIO12", "GPIO13", "GPIO14", "GPIO15", "GPIO16", > > + "GPIO17", "GPIO18", "GPIO19", "GPIO20", "GPIO21", > > + "GPIO22", "GPIO23", "GPIO24", "GPIO25", "GPIO26", > > + "GPIO27", > > + "PCIE_RP1_WAKE", // GPIO28 > > + "FAN_TACH", // GPIO29 > > + "HOST_SDA", // GPIO30 > > + "HOST_SCL", // GPIO31 > > + "ETH_RST_N", // GPIO32 > > + "", // GPIO33 > > + "CD0_IO0_MICCLK", // GPIO34 > > + "CD0_IO0_MICDAT0", // GPIO35 > > + "RP1_PCIE_CLKREQ_N", // GPIO36 > > + "", // GPIO37 > > + "CD0_SDA", // GPIO38 > > + "CD0_SCL", // GPIO39 > > + "CD1_SDA", // GPIO40 > > + "CD1_SCL", // GPIO41 > > + "USB_VBUS_EN", // GPIO42 > > + "USB_OC_N", // GPIO43 > > + "RP1_STAT_LED", // GPIO44 > > + "FAN_PWM", // GPIO45 > > + "CD1_IO0_MICCLK", // GPIO46 > > + "2712_WAKE", // GPIO47 > > + "CD1_IO1_MICDAT1", // GPIO48 > > + "EN_MAX_USB_CUR", // GPIO49 > > + "", // GPIO50 > > + "", // GPIO51 > > + "", // GPIO52 > > + ""; // GPIO53 > > + > > + rp1-i2s0-default-state { > > + function = "i2s0"; > > + pins = "gpio18", "gpio19", "gpio20", "gpio21"; > > + bias-disable; > > + }; > > + > > + rp1-uart0-default-state { > > + txd-pins { > > + function = "uart0"; > > + pins = "gpio14"; > > + bias-disable; > > + }; > > + > > + rxd-pins { > > + function = "uart0"; > > + pins = "gpio15"; > > + bias-pull-up; > > + }; > > + }; > > + }; > > + }; > > diff --git a/MAINTAINERS b/MAINTAINERS > > index 75a66e3e34c9..c55d12550246 100644 > > --- a/MAINTAINERS > > +++ b/MAINTAINERS > > @@ -19384,7 +19384,9 @@ RASPBERRY PI RP1 PCI DRIVER > > M: Andrea della Porta > > S: Maintained > > F: Documentation/devicetree/bindings/clock/raspberrypi,rp1-clocks.yaml > > +F: Documentation/devicetree/bindings/pinctrl/raspberrypi,rp1-gpio.yaml > > F: include/dt-bindings/clock/rp1.h > > +F: include/dt-bindings/misc/rp1.h > > > > RC-CORE / LIRC FRAMEWORK > > M: Sean Young >