From: Johan Hovold <johan@kernel.org>
To: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
Cc: andersson@kernel.org, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, johan+linaro@kernel.org,
agross@kernel.org, konrad.dybcio@linaro.org,
mturquette@baylibre.com, sboyd@kernel.org, conor+dt@kernel.org,
linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 4/6] clk: qcom: Add lpass audio clock controller driver for SC8280XP
Date: Fri, 26 May 2023 14:14:31 +0200 [thread overview]
Message-ID: <ZHCip-9Fu4RaPlz0@hovoldconsulting.com> (raw)
In-Reply-To: <20230525122930.17141-5-srinivas.kandagatla@linaro.org>
On Thu, May 25, 2023 at 01:29:28PM +0100, Srinivas Kandagatla wrote:
> Add support for the lpass audio clock controller found on SC8280XP based
> devices. This would allow lpass peripheral loader drivers to control the
> clocks and bring the subsystems out of reset.
>
> Currently this patch only supports resets as the Q6DSP is in control of
> LPASS IP which manages most of the clocks via Q6PRM service on GPR rpmsg
> channel.
>
> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
> ---
> drivers/clk/qcom/lpasscc-sc8280xp.c | 23 +++++++++++++++++++++++
> 1 file changed, 23 insertions(+)
>
> diff --git a/drivers/clk/qcom/lpasscc-sc8280xp.c b/drivers/clk/qcom/lpasscc-sc8280xp.c
> index 547f15d41a9d..60cc3c98d03d 100644
> --- a/drivers/clk/qcom/lpasscc-sc8280xp.c
> +++ b/drivers/clk/qcom/lpasscc-sc8280xp.c
> @@ -14,6 +14,26 @@
> #include "common.h"
> #include "reset.h"
>
> +static const struct qcom_reset_map lpass_audiocc_sc8280xp_resets[] = {
> + [LPASS_AUDIO_SWR_RX_CGCR] = { 0xa0, 1 },
> + [LPASS_AUDIO_SWR_WSA_CGCR] = { 0xb0, 1 },
> + [LPASS_AUDIO_SWR_WSA2_CGCR] = { 0xd8, 1 },
> +};
> +
> +static struct regmap_config lpass_audiocc_sc8280xp_regmap_config = {
> + .reg_bits = 32,
> + .reg_stride = 4,
> + .val_bits = 32,
> + .name = "lpass-audio-csr",
> + .max_register = 0x1000,
> +};
> +
> +static const struct qcom_cc_desc lpass_audiocc_reset_sc8280xp_desc = {
Similar here, should this not be lpass_audiocc_sc8280xp_reset_desc or
similar for consistency?
> + .config = &lpass_audiocc_sc8280xp_regmap_config,
> + .resets = lpass_audiocc_sc8280xp_resets,
> + .num_resets = ARRAY_SIZE(lpass_audiocc_sc8280xp_resets),
> +};
> +
> static const struct qcom_reset_map lpasscc_sc8280xp_resets[] = {
> [LPASS_AUDIO_SWR_TX_CGCR] = { 0xc010, 1 },
> };
> @@ -34,6 +54,9 @@ static const struct qcom_cc_desc lpasscc_reset_sc8280xp_desc = {
>
> static const struct of_device_id lpasscc_sc8280xp_match_table[] = {
> {
> + .compatible = "qcom,sc8280xp-lpassaudiocc",
> + .data = &lpass_audiocc_reset_sc8280xp_desc,
> + }, {
> .compatible = "qcom,sc8280xp-lpasscc",
> .data = &lpasscc_reset_sc8280xp_desc,
> },
LGTM otherwise:
Reviewed-by: Johan Hovold <johan+linaro@kernel.org>
next prev parent reply other threads:[~2023-05-26 12:14 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-25 12:29 [PATCH v2 0/6] clk: qcom: sc8280xp: add lpasscc reset control Srinivas Kandagatla
2023-05-25 12:29 ` [PATCH v2 1/6] dt-bindings: clock: Add YAML schemas for LPASSCC and reset on SC8280XP Srinivas Kandagatla
2023-05-26 12:04 ` Johan Hovold
2023-06-02 13:17 ` Krzysztof Kozlowski
2023-05-25 12:29 ` [PATCH v2 2/6] dt-bindings: clock: Add YAML schemas for LPASS AUDIOCC " Srinivas Kandagatla
2023-05-26 12:08 ` Johan Hovold
[not found] ` <ebe8dc00-d937-240f-e9a5-e9049fd278ad@linaro.org>
2023-06-07 13:15 ` Srinivas Kandagatla
2023-05-25 12:29 ` [PATCH v2 3/6] clk: qcom: Add lpass clock controller driver for SC8280XP Srinivas Kandagatla
2023-05-26 12:12 ` Johan Hovold
2023-06-02 13:17 ` Krzysztof Kozlowski
[not found] ` <098883dd-f517-d541-de00-1a7fc0ada017@linaro.org>
2023-06-07 13:19 ` Srinivas Kandagatla
2023-05-25 12:29 ` [PATCH v2 4/6] clk: qcom: Add lpass audio " Srinivas Kandagatla
2023-05-26 12:14 ` Johan Hovold [this message]
2023-05-25 12:29 ` [PATCH v2 5/6] arm64: dts: qcom: sc8280xp: add resets for soundwire controllers Srinivas Kandagatla
2023-05-26 12:16 ` Johan Hovold
2023-06-02 13:18 ` Krzysztof Kozlowski
[not found] ` <542a67da-5870-dda0-3604-9367a438e51b@linaro.org>
2023-06-07 13:31 ` Srinivas Kandagatla
2023-05-25 12:29 ` [PATCH v2 6/6] arm64: defconfig: Enable sc828x0xp lpasscc clock controller Srinivas Kandagatla
2023-05-26 12:17 ` Johan Hovold
2023-06-02 13:18 ` Krzysztof Kozlowski
2023-06-02 13:39 ` Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZHCip-9Fu4RaPlz0@hovoldconsulting.com \
--to=johan@kernel.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=johan+linaro@kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=srinivas.kandagatla@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).