From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C951D3C064 for ; Tue, 16 Apr 2024 20:43:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713300192; cv=none; b=iWVRNzSxIhTAiUB3C8n3Ui8I7O4iE3y+B+eHGgtOV3e3jMs4UPa7iCGH8Duxl8oAZXudfmSe+HcHIbRTLLKY78qix+d8fFlDOm75FELUSDkPK82apHxdqdF/d4sj6czNEmxsGIT4E0xj7s5AY1Kl2jHrFth/THtd4+NRwmG70D0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713300192; c=relaxed/simple; bh=QZKpJHO+aihnmfUC+QgGjO4FBuSK+x9rFDZi5traRCE=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=qlbUfb63H5kiaegQG0Xur4+EzwIKwYL0AG3A7Eh5NfGDlMc+q6IPTstwEq7n10sGpUmopzfWyY+II+VKEVezIDb7R7B/5mCFdmunzkA13tDtqPSHQU0bUBcpGysxTOXm3vmEQBJBnKo8AZHXXnIi+zm4XjqTf4VmT0R0rqBmCu8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=d/gZKGmn; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="d/gZKGmn" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-1e220e40998so32909555ad.1 for ; Tue, 16 Apr 2024 13:43:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1713300190; x=1713904990; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=s6DlS4/ZFHRtR1n8rjuKFrNyH2RJ3e1I9x+YwBEN4QA=; b=d/gZKGmnJWx5+6sDeem1zlJ5ZOI1iv+LaavI+iZ+Q0MQrrhp0RPG9eHJS0wvKFpg6X pRj4Dm7elK8fv2iwAGSxqQomyEfzugsQvGauj1Ae13vf36aZGK3UM+pvIMViLDdlFS8z r4jg/xVdOoDvMgiuyWEutHhfxVFanZYg0uFEXR44ZTJYwx0qI7Onq+QdnVxJK2ZDz8KQ r6yNIg1sV575dKRYoV4OdliojD5qJG73Kluwk/HsXA5nu4nWzPRaTtcU8k1DRPdB3rUQ Qo+MZryhWsIWbV+D1VbzY/gYdOVH18Tc2fTApKd77zys4EUBjMMBGWQDnHdBTxIw0Kv3 fXeg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1713300190; x=1713904990; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=s6DlS4/ZFHRtR1n8rjuKFrNyH2RJ3e1I9x+YwBEN4QA=; b=H7xv+OZ1n6CQYzZV9dUjGMADKRxFy8h0tQRfz9hnPCOy6MbRZNqKgHdKS3AJYBocRr TvEd1zZqtqTsF9ByPR5Au3wjQMYv9Tf4Y4iB2DFySc25snBg7AxybO1tb1rLbR8LFBRO xNgLxz0BFaHQMiGkGtAQ3Z6TEMZVmkofCP9+xseA/tccTsf7GH7+zxdX7fWm6MQXZM75 Q3WBDkzkJrkUIHV/aKgIkkHkcGSeoXQ2G926oYgxOv2EmpOlHNcWTuRq0sgBkEbmc6R8 Na4EvA1Tncxb/y+4NpuHCg9/s7lsr/m0W8M31zLhEMsTpPfIa4Z/kCiFNYd0PoISaJXY z5lA== X-Forwarded-Encrypted: i=1; AJvYcCWMqq/3N9DLdwZOlqu2xj6qZ8nJkgLyFQvc5oUvR5A2re8T9ZMbSqwoRZ/8c7CVhuKS+4VawSYUELW9JvB6K5B/v91TptVIrlcf+A== X-Gm-Message-State: AOJu0YyBepQKaOwH6b8tukNZQ3ewcLkaS88KaYJtRSUvwIZQAdgTGSF6 9//tXExKEyWIJ7EsHddJB2c1yjo377LWFMvEm/uERJZ1hy0Yw4Sf7xixkRytiAU= X-Google-Smtp-Source: AGHT+IFyoZj5HEINi8NXkextzYF7UARPdxsaF/H0cx3mKUCsmkMsWC93P8slgpGTD9NT7JEfzLALAg== X-Received: by 2002:a17:902:eccc:b0:1e2:c1fd:7bc9 with SMTP id a12-20020a170902eccc00b001e2c1fd7bc9mr18892761plh.8.1713300190182; Tue, 16 Apr 2024 13:43:10 -0700 (PDT) Received: from ghost ([50.145.13.30]) by smtp.gmail.com with ESMTPSA id lg7-20020a170902fb8700b001e259719a5fsm10208534plb.103.2024.04.16.13.43.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Apr 2024 13:43:09 -0700 (PDT) Date: Tue, 16 Apr 2024 13:43:06 -0700 From: Charlie Jenkins To: Conor Dooley Cc: Rob Herring , Krzysztof Kozlowski , Paul Walmsley , Palmer Dabbelt , Albert Ou , Guo Ren , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Conor Dooley , Evan Green , =?iso-8859-1?Q?Cl=E9ment_L=E9ger?= , Jonathan Corbet , Shuah Khan , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Palmer Dabbelt , linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org Subject: Re: [PATCH v2 02/17] dt-bindings: riscv: Add xtheadvector ISA extension description Message-ID: References: <20240415-dev-charlie-support_thead_vector_6_9-v2-0-c7d68c603268@rivosinc.com> <20240415-dev-charlie-support_thead_vector_6_9-v2-2-c7d68c603268@rivosinc.com> <20240416-underwire-bright-b2ab0fa991ec@spud> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20240416-underwire-bright-b2ab0fa991ec@spud> On Tue, Apr 16, 2024 at 04:16:30PM +0100, Conor Dooley wrote: > On Mon, Apr 15, 2024 at 09:11:59PM -0700, Charlie Jenkins wrote: > > The xtheadvector ISA extension is described on the T-Head extension spec > > Github page [1] at commit 95358cb2cca9. > > > > Link: https://github.com/T-head-Semi/thead-extension-spec/blob/95358cb2cca9489361c61d3 > > 35e03d3134b14133f/xtheadvector.adoc [1] > > This should not be wrapped btw. > Otherwise, > Reviewed-by: Conor Dooley I don't believe it is wrapped? It appears wrapped in your response but it appears on lore correctly: https://lore.kernel.org/lkml/20240415-dev-charlie-support_thead_vector_6_9-v2-2-c7d68c603268@rivosinc.com/ - Charlie > > Thanks, > Conor. > > > > > Signed-off-by: Charlie Jenkins > > --- > > Documentation/devicetree/bindings/riscv/extensions.yaml | 10 ++++++++++ > > 1 file changed, 10 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Documentation/devicetree/bindings/riscv/extensions.yaml > > index 468c646247aa..99d2a9e8c52d 100644 > > --- a/Documentation/devicetree/bindings/riscv/extensions.yaml > > +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml > > @@ -477,6 +477,10 @@ properties: > > latency, as ratified in commit 56ed795 ("Update > > riscv-crypto-spec-vector.adoc") of riscv-crypto. > > > > + # vendor extensions, each extension sorted alphanumerically under the > > + # vendor they belong to. Vendors are sorted alphanumerically as well. > > + > > + # Andes > > - const: xandespmu > > description: > > The Andes Technology performance monitor extension for counter overflow > > @@ -484,5 +488,11 @@ properties: > > Registers in the AX45MP datasheet. > > https://www.andestech.com/wp-content/uploads/AX45MP-1C-Rev.-5.0.0-Datasheet.pdf > > > > + # T-HEAD > > + - const: xtheadvector > > + description: > > + The T-HEAD specific 0.7.1 vector implementation as written in > > + https://github.com/T-head-Semi/thead-extension-spec/blob/95358cb2cca9489361c61d335e03d3134b14133f/xtheadvector.adoc. > > + > > additionalProperties: true > > ... > > > > -- > > 2.44.0 > >