From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lf1-f44.google.com (mail-lf1-f44.google.com [209.85.167.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 19F424E1D3 for ; Fri, 17 May 2024 12:43:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715949794; cv=none; b=FPVVI02akyeFqmmpzo7z4s29V7D4dIhdQO8NwQb4lplAm9E9XLHk1rJlP5gsaw/uFgJpC5k+xX6RFIbE8Glc9lP8EApRWKIjt9PvateCv+d0YRxJdyOoPK+KWWV+sZIgDWq/AsfSWsEeKV3YYcn9KYF1jZpTPB87KsCnqZ0ypEA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715949794; c=relaxed/simple; bh=f/aQOdnb1qPEH9OPOG9Jgx9mTvP5LMcSVmCzIweEKcc=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=BJyGewwixIuTwYaIUvS2orn/WlA4rOIUfcIAQz9KTc8rb28TMjl+KZazgY1TfUAGvS/b/l8H33jFdz43zTleqqMR+2LCh7G5fhJ5EdTYJ0ifTl3YlLhrwWJ+77F9tngl7hcYZP01f1rSEEYKaL1oLI4op7ApkTZ26tWueIYuc6s= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ferroamp.se; spf=pass smtp.mailfrom=ferroamp.se; dkim=pass (2048-bit key) header.d=ferroamp-se.20230601.gappssmtp.com header.i=@ferroamp-se.20230601.gappssmtp.com header.b=KGHJFSkZ; arc=none smtp.client-ip=209.85.167.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ferroamp.se Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ferroamp.se Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ferroamp-se.20230601.gappssmtp.com header.i=@ferroamp-se.20230601.gappssmtp.com header.b="KGHJFSkZ" Received: by mail-lf1-f44.google.com with SMTP id 2adb3069b0e04-51f40b5e059so766127e87.0 for ; Fri, 17 May 2024 05:43:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ferroamp-se.20230601.gappssmtp.com; s=20230601; t=1715949791; x=1716554591; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=p4odqj3f1vqFSZ0CAbdMnpDHtOEgc8xX6bxBAUOmAh0=; b=KGHJFSkZBV53d++jQ1dEqv+eW9/uhHtCxw1KWs4ZM1Fm8BjGMUzIsI4k/kxPTNT8FR 2mZbVn1Q9i/Nq9sCc2VWbwQUPvPpgCYFM/16hBdnsGyiQ19KZWW/9BW/t5wGhi9CKnZv qxzBAsCX7dDuEbyOeoEiODn1cLDoXxHozyhm6F9aTWZx539irLHpqD6hltpZ+YHov8Yp 2lxSn0GzrynNx70oEALFBX2GL2EAxdDiqxCjlYaHT0323vh3+3nouy+SWLv/LJOO+cx7 GNJtupif8fCR7sIqcUErmOo0E9m5eTU0c63rxfJ82Sk+BaNN0fD9tNNR9+f3ufKf5Zxi psZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1715949791; x=1716554591; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=p4odqj3f1vqFSZ0CAbdMnpDHtOEgc8xX6bxBAUOmAh0=; b=ifOL8+xtGbvZXf1Ko3NIvuyf/Jk3SM4C6bV1zMb+BzT2dbwAVb2Ju8w2EenRImKeFm cTyS3jkIEul98BKCETRrM8ZVEXkEHjXs5We1b0YYBpXqDkE9AoDR0tdE5KcK6Om9oQo0 8122qJ1zroN9V4RJXyYQcQvIRLoq062rbx6DLa5B2Gb4wlV36Mie0I1QOzPf5lK8NtvQ kn+tZRoyO3hEL6sysAW9NlNiNHeFufzGZHHAronYselrre+kcSsERbSO1Vm4YsNH6JYd Os5OX61nsB8NjE2KN73fjb6hgAEKvnFfU373hV8WkIjpzwk0nNZKHo4qpyDUK9RZP+MR ADKg== X-Forwarded-Encrypted: i=1; AJvYcCXRMn++XYToZ+HEjiEG9K/75wEr09fWDFFM0NbxTg5a1HD8i4agPojQ0hWlwCQXu79orRXjSQlf8zOxPLsStIJs0CV/u47MSyHJGQ== X-Gm-Message-State: AOJu0YwW8P6hnfa6p3870S6JX80Zxg5iewx7oxt9BWktXCKvFB9e9oox vL7gtPnCNodU71WMKHfzhJFUZuj19lPK+W1oPtFgCbTii9a2NRAS/UYYLHSuv8c= X-Google-Smtp-Source: AGHT+IHp9p+FH7l3Piksd2SYumeoLKxIBZc1FxIo8Hbs5SbDaClaDIaOn332eu7c17A4SWqlURItxg== X-Received: by 2002:a05:6512:124d:b0:51e:f2bb:158a with SMTP id 2adb3069b0e04-5221006cd7cmr15851334e87.64.1715949791256; Fri, 17 May 2024 05:43:11 -0700 (PDT) Received: from minibuilder ([185.117.107.42]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-521f35ba8f1sm3340928e87.85.2024.05.17.05.43.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 May 2024 05:43:10 -0700 (PDT) Date: Fri, 17 May 2024 14:43:09 +0200 From: =?iso-8859-1?Q?Ram=F3n?= Nordin Rodriguez To: Parthiban.Veerasooran@microchip.com Cc: andrew@lunn.ch, Pier.Beruto@onsemi.com, davem@davemloft.net, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, horms@kernel.org, saeedm@nvidia.com, anthony.l.nguyen@intel.com, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, corbet@lwn.net, linux-doc@vger.kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, devicetree@vger.kernel.org, Horatiu.Vultur@microchip.com, ruanjinjie@huawei.com, Steen.Hegelund@microchip.com, vladimir.oltean@nxp.com, UNGLinuxDriver@microchip.com, Thorsten.Kummermehr@microchip.com, Selvamani.Rajagopal@onsemi.com, Nicolas.Ferre@microchip.com, benjamin.bigler@bernformulastudent.ch Subject: Re: [PATCH net-next v4 05/12] net: ethernet: oa_tc6: implement error interrupts unmasking Message-ID: References: <708d29de-b54a-40a4-8879-67f6e246f851@lunn.ch> <6e4207cd-2bd5-4f5b-821f-bc87c1296367@microchip.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: > Thanks for the consideration. But be informed that the internal PHY > initial settings are updated for the Rev.B1. But the one from the > mainline still supports for Rev.B0. So that microchip_t1s.c to be > updated to support Rev.B1. So I figured, thanks for making it clear. > > Also I am in talk with our design team that whether the updated initial > settings for B1 are also applicable for B0. If so, then we will have > only one updated initial setting which supports both B0 and B1. Sounds ideal if one init procedure can cover both chip revs. > > Do you have any plan to update the microchip_t1s.c for Rev.B1 support OR > do you want me to do it? If you want me to do it then I will prepare a > separate patch series for the support? I'm keen on taking a Rev.B1 chip for a spin, so I'll jump on doing doing the init/fixup. I can probably post it to the mailing list during the weekend. If you're planning on being faster than that I'll wait for your submission. Out of curiosity do you have any insight into if the rev b1 is expected to behave differently? R