From: Joerg Roedel <joro@8bytes.org>
To: Tomasz Jeznach <tjeznach@rivosinc.com>
Cc: Will Deacon <will@kernel.org>,
Robin Murphy <robin.murphy@arm.com>,
Paul Walmsley <paul.walmsley@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Anup Patel <apatel@ventanamicro.com>,
Sunil V L <sunilvl@ventanamicro.com>,
Nick Kossifidis <mick@ics.forth.gr>,
Sebastien Boeuf <seb@rivosinc.com>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
devicetree@vger.kernel.org, iommu@lists.linux.dev,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
linux@rivosinc.com
Subject: Re: [PATCH v10 0/7] Linux RISC-V IOMMU Support
Date: Tue, 29 Oct 2024 09:42:55 +0100 [thread overview]
Message-ID: <ZyCgD__VeR4LJj_a@8bytes.org> (raw)
In-Reply-To: <cover.1729059707.git.tjeznach@rivosinc.com>
On Tue, Oct 15, 2024 at 11:52:12PM -0700, Tomasz Jeznach wrote:
> Tomasz Jeznach (7):
> dt-bindings: iommu: riscv: Add bindings for RISC-V IOMMU
> iommu/riscv: Add RISC-V IOMMU platform device driver
> iommu/riscv: Add RISC-V IOMMU PCIe device driver
> iommu/riscv: Enable IOMMU registration and device probe.
> iommu/riscv: Device directory management.
> iommu/riscv: Command and fault queue support
> iommu/riscv: Paging domain support
Applied, thanks.
next prev parent reply other threads:[~2024-10-29 8:43 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-16 6:52 [PATCH v10 0/7] Linux RISC-V IOMMU Support Tomasz Jeznach
2024-10-16 6:52 ` [PATCH v10 1/7] dt-bindings: iommu: riscv: Add bindings for RISC-V IOMMU Tomasz Jeznach
2024-10-16 6:52 ` [PATCH v10 2/7] iommu/riscv: Add RISC-V IOMMU platform device driver Tomasz Jeznach
2024-10-16 6:52 ` [PATCH v10 3/7] iommu/riscv: Add RISC-V IOMMU PCIe " Tomasz Jeznach
2024-10-16 6:52 ` [PATCH v10 4/7] iommu/riscv: Enable IOMMU registration and device probe Tomasz Jeznach
2024-10-16 6:52 ` [PATCH v10 5/7] iommu/riscv: Device directory management Tomasz Jeznach
2024-10-16 6:52 ` [PATCH v10 6/7] iommu/riscv: Command and fault queue support Tomasz Jeznach
2024-10-16 6:52 ` [PATCH v10 7/7] iommu/riscv: Paging domain support Tomasz Jeznach
2024-10-16 23:58 ` [PATCH v10 0/7] Linux RISC-V IOMMU Support Palmer Dabbelt
2024-10-24 13:09 ` Will Deacon
2024-10-29 8:42 ` Joerg Roedel [this message]
2025-11-05 10:08 ` Vivian Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZyCgD__VeR4LJj_a@8bytes.org \
--to=joro@8bytes.org \
--cc=aou@eecs.berkeley.edu \
--cc=apatel@ventanamicro.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=iommu@lists.linux.dev \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=linux@rivosinc.com \
--cc=mick@ics.forth.gr \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=robh+dt@kernel.org \
--cc=robin.murphy@arm.com \
--cc=seb@rivosinc.com \
--cc=sunilvl@ventanamicro.com \
--cc=tjeznach@rivosinc.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).