From: Matthias Brugger <matthias.bgg@gmail.com>
To: Tinghan Shen <tinghan.shen@mediatek.com>,
Bjorn Andersson <andersson@kernel.org>,
Mathieu Poirier <mathieu.poirier@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>
Cc: linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-mediatek@lists.infradead.org,
Project_Global_Chrome_Upstream_Group@mediatek.com
Subject: Re: [PATCH v7 04/12] remoteproc: mediatek: Add SCP core 1 register definitions
Date: Thu, 16 Feb 2023 12:42:47 +0100 [thread overview]
Message-ID: <a08cb6a6-2453-34fe-f6f3-9ff81585d65d@gmail.com> (raw)
In-Reply-To: <20230215041257.14548-5-tinghan.shen@mediatek.com>
On 15/02/2023 05:12, Tinghan Shen wrote:
> Add MT8195 SCP core 1 related register definitions.
>
> Signed-off-by: Tinghan Shen <tinghan.shen@mediatek.com>
> Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org>
> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
In general I would say this patch should be squashed into 5/12, but please see
comments below.
> ---
> drivers/remoteproc/mtk_common.h | 21 +++++++++++++++++++++
> 1 file changed, 21 insertions(+)
>
> diff --git a/drivers/remoteproc/mtk_common.h b/drivers/remoteproc/mtk_common.h
> index ea6fa1100a00..3778894c96f3 100644
> --- a/drivers/remoteproc/mtk_common.h
> +++ b/drivers/remoteproc/mtk_common.h
> @@ -47,6 +47,7 @@
> #define MT8192_SCP2SPM_IPC_CLR 0x4094
> #define MT8192_GIPC_IN_SET 0x4098
> #define MT8192_HOST_IPC_INT_BIT BIT(0)
> +#define MT8195_CORE1_HOST_IPC_INT_BIT BIT(4)
>
> #define MT8192_CORE0_SW_RSTN_CLR 0x10000
> #define MT8192_CORE0_SW_RSTN_SET 0x10004
> @@ -56,6 +57,26 @@
>
> #define MT8195_L1TCM_SRAM_PDN_RESERVED_RSI_BITS GENMASK(7, 4)
>
> +#define MT8195_CPU1_SRAM_PD 0x1084
> +#define MT8195_SSHUB2APMCU_IPC_SET 0x4088
> +#define MT8195_SSHUB2APMCU_IPC_CLR 0x408C
> +#define MT8195_CORE1_SW_RSTN_CLR 0x20000
> +#define MT8195_CORE1_SW_RSTN_SET 0x20004
> +#define MT8195_CORE1_MEM_ATT_PREDEF 0x20008
> +#define MT8195_CORE1_WDT_IRQ 0x20030
Should be part of 10/12 maybe?
> +#define MT8195_CORE1_WDT_CFG 0x20034
> +
> +#define MT8195_SEC_CTRL 0x85000
> +#define MT8195_CORE_OFFSET_ENABLE_D BIT(13)
> +#define MT8195_CORE_OFFSET_ENABLE_I BIT(12)
> +#define MT8195_L2TCM_OFFSET_RANGE_0_LOW 0x850b0
> +#define MT8195_L2TCM_OFFSET_RANGE_0_HIGH 0x850b4
> +#define MT8195_L2TCM_OFFSET 0x850d0
Should be part of 9/12 maybe
> +#define SCP_SRAM_REMAP_LOW 0
> +#define SCP_SRAM_REMAP_HIGH 1
> +#define SCP_SRAM_REMAP_OFFSET 2
> +#define SCP_SRAM_REMAP_SIZE 3
Never used.
> +
> #define SCP_FW_VER_LEN 32
> #define SCP_SHARE_BUFFER_SIZE 288
>
next prev parent reply other threads:[~2023-02-16 11:42 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-15 4:12 [PATCH v7 00/12] Add support for MT8195 SCP 2nd core Tinghan Shen
2023-02-15 4:12 ` [PATCH v7 01/12] dt-bindings: remoteproc: mediatek: Improve the rpmsg subnode definition Tinghan Shen
2023-02-15 4:12 ` [PATCH v7 02/12] arm64: dts: mediatek: mt8183-kukui: Update the node name of SCP rpmsg subnode Tinghan Shen
2023-02-16 11:47 ` Matthias Brugger
2023-02-15 4:12 ` [PATCH v7 03/12] dt-bindings: remoteproc: mediatek: Support MT8195 dual-core SCP Tinghan Shen
2023-02-15 4:12 ` [PATCH v7 04/12] remoteproc: mediatek: Add SCP core 1 register definitions Tinghan Shen
2023-02-16 11:42 ` Matthias Brugger [this message]
2023-02-15 4:12 ` [PATCH v7 05/12] remoteproc: mediatek: Add MT8195 SCP core 1 operations Tinghan Shen
2023-02-15 4:12 ` [PATCH v7 06/12] remoteproc: mediatek: Extract remoteproc initialization flow Tinghan Shen
2023-02-15 4:12 ` [PATCH v7 07/12] remoteproc: mediatek: Probe multi-core SCP Tinghan Shen
2023-02-15 12:29 ` AngeloGioacchino Del Regno
2023-02-16 2:40 ` TingHan Shen (沈廷翰)
2023-02-15 4:12 ` [PATCH v7 08/12] remoteproc: mediatek: Control SCP core 1 by rproc subdevice Tinghan Shen
2023-02-15 4:12 ` [PATCH v7 09/12] remoteproc: mediatek: Setup MT8195 SCP core 1 SRAM offset Tinghan Shen
2023-02-15 4:12 ` [PATCH v7 10/12] remoteproc: mediatek: Handle MT8195 SCP core 1 watchdog timeout Tinghan Shen
2023-02-15 4:12 ` [PATCH v7 11/12] remoteproc: mediatek: Refine ipi handler error message Tinghan Shen
2023-02-15 4:12 ` [PATCH v7 12/12] arm64: dts: mediatek: mt8195: Add SCP 2nd core Tinghan Shen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a08cb6a6-2453-34fe-f6f3-9ff81585d65d@gmail.com \
--to=matthias.bgg@gmail.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=andersson@kernel.org \
--cc=angelogioacchino.delregno@collabora.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=linux-remoteproc@vger.kernel.org \
--cc=mathieu.poirier@linaro.org \
--cc=robh+dt@kernel.org \
--cc=tinghan.shen@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).