From: Krzysztof Kozlowski <krzk@kernel.org>
To: Lv Zheng <lv.zheng@linux.spacemit.com>,
Tomasz Jeznach <tjeznach@rivosinc.com>,
Joerg Roedel <joro@8bytes.org>, Will Deacon <will@kernel.org>,
Robin Murphy <robin.murphy@arm.com>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Paul Walmsley <pjw@kernel.org>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Alexandre Ghiti <alex@ghiti.fr>
Cc: Jingyu Li <joey.li@spacemit.com>,
Zhijian Chen <zhijian@spacemit.com>,
iommu@lists.linux.dev, linux-perf-users@vger.kernel.org,
linux-riscv@lists.infradead.org, spacemit@lists.linux.dev,
devicetree@vger.kernel.org
Subject: Re: [PATCH v3 0/8] iommu/riscv: Add HPM support for RISC-V IOMMU
Date: Fri, 6 Feb 2026 11:44:49 +0100 [thread overview]
Message-ID: <a9d9f43a-edf3-419b-bdf7-dbd6bf9e978f@kernel.org> (raw)
In-Reply-To: <F9748E3984D2A6F9+cover.1770195980.git.lv.zheng@linux.spacemit.com>
On 04/02/2026 10:08, Lv Zheng wrote:
> Includes HPM support for RISC-V IOMMU. The HPM hardware mechanism can be
> found in the recent announced SpacemiT SoCs (K3, V100), where T100
> (SpacemiT distributed IOMMU) is shipped.
>
> Revisions:
> v1
> Initial release.
> v2 (sent as v1.1)
> Split and cleanup DT-bindings.
> v3
> Refactor using vendor specific compatible.
>
Do not attach (thread) your patchsets to some other threads (unrelated
or older versions). This buries them deep in the mailbox and might
interfere with applying entire sets. See also:
https://elixir.bootlin.com/linux/v6.16-rc2/source/Documentation/process/submitting-patches.rst#L830
Best regards,
Krzysztof
next prev parent reply other threads:[~2026-02-06 10:44 UTC|newest]
Thread overview: 62+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <cover.1769562575.git.lv.zheng@spacemit.com>
2026-01-29 6:08 ` [PATCH v1.1 0/7] iommu/riscv: Add HPM support for RISC-V IOMMU Lv Zheng
2026-01-29 6:08 ` [PATCH v1.1 1/7] iommu/riscv: Enable IOMMU DMA mapping support Lv Zheng
2026-01-29 6:08 ` [PATCH v1.1 2/7] iommu/riscv: Fix WSI mode IRQ number handling Lv Zheng
2026-01-29 6:08 ` [PATCH v1.1 3/7] iommu/riscv: Add HPM support for performance monitoring Lv Zheng
2026-01-29 6:09 ` [PATCH v1.1 4/7] dt-bindings: iommu: Add spacemit/t100 features Lv Zheng
2026-01-29 10:08 ` Conor Dooley
2026-01-29 10:43 ` 郑律
2026-01-29 16:41 ` Conor Dooley
2026-01-29 17:06 ` Robin Murphy
2026-01-30 1:30 ` 郑律
2026-01-30 1:39 ` 郑律
2026-01-29 6:09 ` [PATCH v1.1 5/7] spacemit/t100: Add vendor event support for RISC-V IOMMU HPM Lv Zheng
2026-01-29 6:09 ` [PATCH v1.1 6/7] spacemit/t100: Add global filter " Lv Zheng
2026-01-29 6:09 ` [PATCH v1.1 7/7] spacemit/t100: Add SpacemiT T100 IOATC HPM support Lv Zheng
2026-02-06 10:44 ` [PATCH v1.1 0/7] iommu/riscv: Add HPM support for RISC-V IOMMU Krzysztof Kozlowski
2026-02-04 9:08 ` [PATCH v3 0/8] " Lv Zheng
2026-02-06 10:44 ` Krzysztof Kozlowski [this message]
2026-02-07 3:41 ` Lv Zheng
2026-02-13 22:21 ` Yixun Lan
2026-02-27 5:55 ` Lv Zheng
[not found] ` <cover.1770195980.git.lv.zheng@linux.spacemit.com>
2026-02-04 9:08 ` [PATCH v3 1/8] iommu/riscv: Enable IOMMU DMA mapping support Lv Zheng
2026-02-04 9:08 ` [PATCH v3 2/8] iommu/riscv: Fix WSI mode IRQ number handling Lv Zheng
2026-02-04 17:20 ` Andrew Jones
2026-02-05 3:52 ` Lv Zheng
2026-02-05 15:04 ` Andrew Jones
2026-02-06 1:36 ` Lv Zheng
2026-02-04 9:09 ` [PATCH v3 3/8] iommu/riscv: Add HPM support for performance monitoring Lv Zheng
2026-02-04 18:39 ` Andrew Jones
2026-02-05 2:11 ` Zong Li
2026-02-05 3:35 ` Lv Zheng
2026-02-05 3:47 ` Zong Li
2026-02-05 6:11 ` Lv Zheng
2026-02-05 15:23 ` Andrew Jones
2026-02-06 3:42 ` Lv Zheng
2026-02-06 15:09 ` Andrew Jones
2026-02-07 2:11 ` Zong Li
2026-02-04 9:09 ` [PATCH v3 4/8] dt-bindings: iommu: Add spacemit/t100 features Lv Zheng
2026-02-04 17:37 ` Conor Dooley
2026-02-05 3:11 ` Lv Zheng
2026-02-05 18:24 ` Conor Dooley
2026-02-06 1:33 ` Lv Zheng
2026-02-06 10:24 ` Conor Dooley
2026-02-07 4:24 ` Lv Zheng
2026-02-07 14:55 ` Conor Dooley
2026-02-04 9:09 ` [PATCH v3 5/8] riscv/iommu: Add vendor event support for RISC-V IOMMU HPM Lv Zheng
2026-02-04 9:09 ` [PATCH v3 6/8] spacemit/t100: Add global filter awareness " Lv Zheng
2026-02-04 9:09 ` [PATCH v3 7/8] spacemit/t100: Add SpacemiT T100 IOATC HPM support Lv Zheng
2026-02-04 9:09 ` [PATCH v3 8/8] perf vendor events riscv:: Add support for spacemit,riscv-iommu HPM aliasing Lv Zheng
2026-02-04 17:38 ` Conor Dooley
2026-02-05 3:22 ` Lv Zheng
2026-02-05 9:09 ` [PATCH v4 0/7] iommu/riscv: Add HPM support for RISC-V IOMMU Lv Zheng
2026-02-06 10:46 ` Krzysztof Kozlowski
2026-02-07 3:54 ` Lv Zheng
[not found] ` <cover.1770281596.git.lv.zheng@linux.spacemit.com>
2026-02-05 9:10 ` [PATCH v4 1/7] iommu/riscv: Enable IOMMU DMA mapping support Lv Zheng
2026-02-05 9:10 ` [PATCH v4 2/7] iommu/riscv: Add HPM support for performance monitoring Lv Zheng
2026-02-05 9:10 ` [PATCH v4 3/7] dt-bindings: iommu: Add spacemit/t100 features Lv Zheng
2026-02-05 18:26 ` Conor Dooley
2026-02-06 3:44 ` Lv Zheng
2026-02-05 9:10 ` [PATCH v4 4/7] iommu/riscv: Add vendor event support for RISC-V IOMMU HPM Lv Zheng
2026-02-05 9:11 ` [PATCH v4 5/7] spacemit/t100: Add global filter awareness " Lv Zheng
2026-02-05 9:11 ` [PATCH v4 6/7] spacemit/t100: Add SpacemiT T100 IOATC HPM support Lv Zheng
2026-02-05 9:11 ` [PATCH v4 7/7] perf vendor events riscv:: Add support for spacemit,riscv-iommu HPM aliasing Lv Zheng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a9d9f43a-edf3-419b-bdf7-dbd6bf9e978f@kernel.org \
--to=krzk@kernel.org \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=iommu@lists.linux.dev \
--cc=joey.li@spacemit.com \
--cc=joro@8bytes.org \
--cc=krzk+dt@kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=lv.zheng@linux.spacemit.com \
--cc=palmer@dabbelt.com \
--cc=pjw@kernel.org \
--cc=robh@kernel.org \
--cc=robin.murphy@arm.com \
--cc=spacemit@lists.linux.dev \
--cc=tjeznach@rivosinc.com \
--cc=will@kernel.org \
--cc=zhijian@spacemit.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox