* [PATCH v1] arm64: dts: imx95: Correct the range of PCIe app-reg region
@ 2025-03-14 6:01 Richard Zhu
2025-03-14 14:16 ` Frank Li
2025-04-22 2:35 ` Shawn Guo
0 siblings, 2 replies; 3+ messages in thread
From: Richard Zhu @ 2025-03-14 6:01 UTC (permalink / raw)
To: robh, krzk+dt, conor+dt, shawnguo, frank.li, s.hauer, festevam
Cc: kernel, devicetree, imx, linux-arm-kernel, linux-kernel,
Richard Zhu
Correct the range of PCIe app-reg region from 0x2000 to 0x4000 refer to
SerDes_SS memory map of i.MX95 Rerference Manual.
Fixes: 3b1d5deb29ff ("arm64: dts: imx95: add pcie[0,1] and pcie-ep[0,1] support")
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
---
arch/arm64/boot/dts/freescale/imx95.dtsi | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/arch/arm64/boot/dts/freescale/imx95.dtsi b/arch/arm64/boot/dts/freescale/imx95.dtsi
index 6b8470cb3461..0e6a9e639d76 100644
--- a/arch/arm64/boot/dts/freescale/imx95.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx95.dtsi
@@ -1542,7 +1542,7 @@ pcie0: pcie@4c300000 {
reg = <0 0x4c300000 0 0x10000>,
<0 0x60100000 0 0xfe00000>,
<0 0x4c360000 0 0x10000>,
- <0 0x4c340000 0 0x2000>;
+ <0 0x4c340000 0 0x4000>;
reg-names = "dbi", "config", "atu", "app";
ranges = <0x81000000 0x0 0x00000000 0x0 0x6ff00000 0 0x00100000>,
<0x82000000 0x0 0x10000000 0x9 0x10000000 0 0x10000000>;
@@ -1582,7 +1582,7 @@ pcie0_ep: pcie-ep@4c300000 {
reg = <0 0x4c300000 0 0x10000>,
<0 0x4c360000 0 0x1000>,
<0 0x4c320000 0 0x1000>,
- <0 0x4c340000 0 0x2000>,
+ <0 0x4c340000 0 0x4000>,
<0 0x4c370000 0 0x10000>,
<0x9 0 1 0>;
reg-names = "dbi","atu", "dbi2", "app", "dma", "addr_space";
@@ -1609,7 +1609,7 @@ pcie1: pcie@4c380000 {
reg = <0 0x4c380000 0 0x10000>,
<8 0x80100000 0 0xfe00000>,
<0 0x4c3e0000 0 0x10000>,
- <0 0x4c3c0000 0 0x2000>;
+ <0 0x4c3c0000 0 0x4000>;
reg-names = "dbi", "config", "atu", "app";
ranges = <0x81000000 0 0x00000000 0x8 0x8ff00000 0 0x00100000>,
<0x82000000 0 0x10000000 0xa 0x10000000 0 0x10000000>;
@@ -1649,7 +1649,7 @@ pcie1_ep: pcie-ep@4c380000 {
reg = <0 0x4c380000 0 0x10000>,
<0 0x4c3e0000 0 0x1000>,
<0 0x4c3a0000 0 0x1000>,
- <0 0x4c3c0000 0 0x2000>,
+ <0 0x4c3c0000 0 0x4000>,
<0 0x4c3f0000 0 0x10000>,
<0xa 0 1 0>;
reg-names = "dbi", "atu", "dbi2", "app", "dma", "addr_space";
--
2.37.1
^ permalink raw reply related [flat|nested] 3+ messages in thread* Re: [PATCH v1] arm64: dts: imx95: Correct the range of PCIe app-reg region
2025-03-14 6:01 [PATCH v1] arm64: dts: imx95: Correct the range of PCIe app-reg region Richard Zhu
@ 2025-03-14 14:16 ` Frank Li
2025-04-22 2:35 ` Shawn Guo
1 sibling, 0 replies; 3+ messages in thread
From: Frank Li @ 2025-03-14 14:16 UTC (permalink / raw)
To: Richard Zhu
Cc: robh, krzk+dt, conor+dt, shawnguo, s.hauer, festevam, kernel,
devicetree, imx, linux-arm-kernel, linux-kernel
On Fri, Mar 14, 2025 at 02:01:04PM +0800, Richard Zhu wrote:
> Correct the range of PCIe app-reg region from 0x2000 to 0x4000 refer to
> SerDes_SS memory map of i.MX95 Rerference Manual.
>
> Fixes: 3b1d5deb29ff ("arm64: dts: imx95: add pcie[0,1] and pcie-ep[0,1] support")
> Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Frank Li <Frank.Li@nxp.com>
> ---
> arch/arm64/boot/dts/freescale/imx95.dtsi | 8 ++++----
> 1 file changed, 4 insertions(+), 4 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx95.dtsi b/arch/arm64/boot/dts/freescale/imx95.dtsi
> index 6b8470cb3461..0e6a9e639d76 100644
> --- a/arch/arm64/boot/dts/freescale/imx95.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx95.dtsi
> @@ -1542,7 +1542,7 @@ pcie0: pcie@4c300000 {
> reg = <0 0x4c300000 0 0x10000>,
> <0 0x60100000 0 0xfe00000>,
> <0 0x4c360000 0 0x10000>,
> - <0 0x4c340000 0 0x2000>;
> + <0 0x4c340000 0 0x4000>;
> reg-names = "dbi", "config", "atu", "app";
> ranges = <0x81000000 0x0 0x00000000 0x0 0x6ff00000 0 0x00100000>,
> <0x82000000 0x0 0x10000000 0x9 0x10000000 0 0x10000000>;
> @@ -1582,7 +1582,7 @@ pcie0_ep: pcie-ep@4c300000 {
> reg = <0 0x4c300000 0 0x10000>,
> <0 0x4c360000 0 0x1000>,
> <0 0x4c320000 0 0x1000>,
> - <0 0x4c340000 0 0x2000>,
> + <0 0x4c340000 0 0x4000>,
> <0 0x4c370000 0 0x10000>,
> <0x9 0 1 0>;
> reg-names = "dbi","atu", "dbi2", "app", "dma", "addr_space";
> @@ -1609,7 +1609,7 @@ pcie1: pcie@4c380000 {
> reg = <0 0x4c380000 0 0x10000>,
> <8 0x80100000 0 0xfe00000>,
> <0 0x4c3e0000 0 0x10000>,
> - <0 0x4c3c0000 0 0x2000>;
> + <0 0x4c3c0000 0 0x4000>;
> reg-names = "dbi", "config", "atu", "app";
> ranges = <0x81000000 0 0x00000000 0x8 0x8ff00000 0 0x00100000>,
> <0x82000000 0 0x10000000 0xa 0x10000000 0 0x10000000>;
> @@ -1649,7 +1649,7 @@ pcie1_ep: pcie-ep@4c380000 {
> reg = <0 0x4c380000 0 0x10000>,
> <0 0x4c3e0000 0 0x1000>,
> <0 0x4c3a0000 0 0x1000>,
> - <0 0x4c3c0000 0 0x2000>,
> + <0 0x4c3c0000 0 0x4000>,
> <0 0x4c3f0000 0 0x10000>,
> <0xa 0 1 0>;
> reg-names = "dbi", "atu", "dbi2", "app", "dma", "addr_space";
> --
> 2.37.1
>
^ permalink raw reply [flat|nested] 3+ messages in thread* Re: [PATCH v1] arm64: dts: imx95: Correct the range of PCIe app-reg region
2025-03-14 6:01 [PATCH v1] arm64: dts: imx95: Correct the range of PCIe app-reg region Richard Zhu
2025-03-14 14:16 ` Frank Li
@ 2025-04-22 2:35 ` Shawn Guo
1 sibling, 0 replies; 3+ messages in thread
From: Shawn Guo @ 2025-04-22 2:35 UTC (permalink / raw)
To: Richard Zhu
Cc: robh, krzk+dt, conor+dt, shawnguo, frank.li, s.hauer, festevam,
kernel, devicetree, imx, linux-arm-kernel, linux-kernel
On Fri, Mar 14, 2025 at 02:01:04PM +0800, Richard Zhu wrote:
> Correct the range of PCIe app-reg region from 0x2000 to 0x4000 refer to
> SerDes_SS memory map of i.MX95 Rerference Manual.
>
> Fixes: 3b1d5deb29ff ("arm64: dts: imx95: add pcie[0,1] and pcie-ep[0,1] support")
> Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Applied, thanks!
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2025-04-22 2:36 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-03-14 6:01 [PATCH v1] arm64: dts: imx95: Correct the range of PCIe app-reg region Richard Zhu
2025-03-14 14:16 ` Frank Li
2025-04-22 2:35 ` Shawn Guo
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).