From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ed1-f44.google.com (mail-ed1-f44.google.com [209.85.208.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CDD7197A76 for ; Tue, 6 May 2025 20:47:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746564464; cv=none; b=mdSYLJOxuW9QDiXrETWPfTk++BNhdjhP/4C60dQ4b7q1RD0544XZA2mDMGuV0tEcctJ73g8U7MN+tpduzJdFXszE3iD3SGWLw0bV+donagUmSo0G6zY3tHOd5PHd9aqg11vHBlWqi4MuuR+IND+rCpWoKSsiXqPo4QxNd3fgotM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746564464; c=relaxed/simple; bh=HoSPNJpzAj/UHgTcCm+14l6OqVn0UOHxo2Yn1NKbwwc=; h=From:Date:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=M9B9+la1s3d4DJK70f77qsnPWYHibFfLCaSMhehjVM06lTKV0JuFclW8kstP/i/mmcsUU7g1LcPFvvW5i1MkaosB7lVX3P9NEuZBhyaM2J5EbXlbdpPSO5CE2C3YBIrhe2zpvp22uxgLkQCwgRc1ldZ3cV1DwEZb+OyI8Zr/ipY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=gBDh+uwv; arc=none smtp.client-ip=209.85.208.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="gBDh+uwv" Received: by mail-ed1-f44.google.com with SMTP id 4fb4d7f45d1cf-5e5deb6482cso541154a12.1 for ; Tue, 06 May 2025 13:47:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1746564459; x=1747169259; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:date:from:from:to:cc:subject:date:message-id:reply-to; bh=Pi47gK8MYhyGIqIdKO9+ShtObSRr4S3t2PvkIQxuaXA=; b=gBDh+uwvqOEb3fLM4eNviuqwt3dZpUuSnrvnEac6apQCsRqOMi0E89SJlebAeuGJlu 29jc5MflQOtiZdAlaW7UueewAZmgrE7KnNq3XfTDdFzT3YWTZmNXIUKCYiuWnULLyGal HOPF+AUrGqI0fCB5N+IkmdMarL8VDvUzvvvTcTaRcoK//+MtWrgjrxAI7Qv4u3atBkOf L5SYGvvF2J1mNeaNHcivYH2+j+AS2Gk2KTJEUPV/l7xQuQcQmwyQ87PtJPmRQHNOfv8t H8FGhg7pxvHH1k/TkfPJAiv/OHRQqJTTOqVhL9XwbUWPx+dTUKJYNLazYYmAXYEp3B4Y GCoQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1746564459; x=1747169259; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:date:from:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=Pi47gK8MYhyGIqIdKO9+ShtObSRr4S3t2PvkIQxuaXA=; b=E82LP4AnynYZ8bqbfMCKzhbEN7vacRG5nmnj6gBJWzUe7Z2PcyvV66y/eSh5R/0SOh C7/r4O9dHwXoaZ9idZrrhxLh0NfcryhvhdvB7Nvl9XmBAl4INrXXKsyyflriXqddMoDB Rxg14KdM2ceTdE94hivtRHOPFRyw4orAQRir5p5krJxFdOsH5Nkr9XZ+fcQUJ3U9b0zx yAZP/U+QbhlgcVdph3kA7qx+qmZCg5ihU75P+D27pXO2ab3CIBzvHv3Bz8HEqDnZ/Sh5 R1F/PQ77QB8FXjGT2LaFrx8+IW/PiIdyFShsjDq0cqs8f4L8EA/pOi1At8lGiR2LuDIL 5tKw== X-Forwarded-Encrypted: i=1; AJvYcCV1aeutxCcBqt3Dm56MsZBKr8yHG5e2OTat4DHg9JrrWaEF9hmGvfgVU2ErR3aEl9arhE9GFrMJQXv2@vger.kernel.org X-Gm-Message-State: AOJu0Yw4qynEBRk92zOAE1Z6v9FSf3ct3ByBDf19oI4Y0gSVRGj0DtJV aU0D65t02maxBuGkPDc2zkUBPiUBaicRL7os3uH3w6Tq9mY2G7xpOdgSRUkl5Ok= X-Gm-Gg: ASbGncvruW0XEw+cdbw4dSIUzByM79Epgfu/MsAv7HHMDg7Niv4Vw72jCpV11Y32Nxu 9xc2NgUBrn2L3GdloPZmz11T7BTC49nqxhatho7eBg7Vu5csUEOub+i6tA579Og0xyqMPaS68Nx yBjRVJbMy+Co4tvYIH9U47CPjFVwMBWaVk2XZ2CqRZ4FxMzqH2hEQrrcCArykwIGZiJvw+Ze6Bn dTvHjbbxCH+WXcm5DO97wkOe4gEIYsyBbAGrboGMWRHr2ROANBFAlvrUdxYuJIl0LuJTLT4LHTM fUEHKlOF21b+8waT9aqtlIonSXRqTSc8xXeF0NcqasGe5LWdIlKGDdRkAyrB7Zp82S6NfMc= X-Google-Smtp-Source: AGHT+IGdejKWhHgobANcBR0HkA6BZ7303l9tnuRyiuAvIspM7E6yB+9PaEvl5m9+eOZo13IwvIZIoA== X-Received: by 2002:a17:907:6d23:b0:ac7:3929:25fa with SMTP id a640c23a62f3a-ad1e79a28bamr109364566b.30.1746564459254; Tue, 06 May 2025 13:47:39 -0700 (PDT) Received: from localhost (93-44-188-26.ip98.fastwebnet.it. [93.44.188.26]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ad189540d5bsm770703266b.176.2025.05.06.13.47.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 May 2025 13:47:38 -0700 (PDT) From: Andrea della Porta X-Google-Original-From: Andrea della Porta Date: Tue, 6 May 2025 22:49:07 +0200 To: Andrea della Porta Cc: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Broadcom internal kernel review list , Lorenzo Pieralisi , Krzysztof Wilczynski , Manivannan Sadhasivam , Bjorn Helgaas , Linus Walleij , Catalin Marinas , Will Deacon , Bartosz Golaszewski , Derek Kiernan , Dragan Cvetic , Arnd Bergmann , Greg Kroah-Hartman , Saravana Kannan , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-gpio@vger.kernel.org, Masahiro Yamada , Stefan Wahren , Herve Codina , Luca Ceresoli , Thomas Petazzoni , Andrew Lunn , Phil Elwell , Dave Stevenson , kernel-list@raspberrypi.com, Matthias Brugger Subject: Re: [PATCH v9 -next 08/12] arm64: dts: bcm2712: Add external clock for RP1 chipset on Rpi5 Message-ID: References: <38514415df9c174be49e72b88410d56c8de586c5.1745347417.git.andrea.porta@suse.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <38514415df9c174be49e72b88410d56c8de586c5.1745347417.git.andrea.porta@suse.com> Hi Florian, On 20:53 Tue 22 Apr , Andrea della Porta wrote: > The RP1 found on Raspberry Pi 5 board needs an external crystal at 50MHz. > Add clk_rp1_xosc node to provide that. > > Signed-off-by: Andrea della Porta > Reviewed-by: Florian Fainelli A gentle reminder for patches 8 through 12 of this series, which I guess would ideally be taken by you. Since the merge window is approaching, do you think it's feasible to iterate a second pull request to Arnd with my patches too? With respect to your devicetree/next branch, my patches have the following conflicts: PATCH 9: - arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts: &pcie1 and &pcie2 reference at the end, my patch was rebased on linux-next which has them while your devicetree branch has not. This is trivial to fix too. PATCH 9 and 10: - arch/arm64/boot/dts/broadcom/Makefile on your branch has a line recently added by Stefan's latest patch for RPi2. The fix is trivial. PATCH 11 and 12: - arch/arm64/configs/defconfig: just a couple of fuzz lines. Please let me know if I should resend those patches adjusted for your tree. Many thanks, Andrea > --- > arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts | 7 +++++++ > 1 file changed, 7 insertions(+) > > diff --git a/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts b/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts > index 34470e3d7171..6ea3c102e0d6 100644 > --- a/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts > +++ b/arch/arm64/boot/dts/broadcom/bcm2712-rpi-5-b.dts > @@ -16,6 +16,13 @@ chosen: chosen { > stdout-path = "serial10:115200n8"; > }; > > + clk_rp1_xosc: clock-50000000 { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-output-names = "rp1-xosc"; > + clock-frequency = <50000000>; > + }; > + > /* Will be filled by the bootloader */ > memory@0 { > device_type = "memory"; > -- > 2.35.3 >