From: Vinod Koul <vkoul@kernel.org>
To: Ziyue Zhang <quic_ziyuzhan@quicinc.com>
Cc: lpieralisi@kernel.org, kwilczynski@kernel.org,
manivannan.sadhasivam@linaro.org, robh@kernel.org,
bhelgaas@google.com, krzk+dt@kernel.org,
neil.armstrong@linaro.org, abel.vesa@linaro.org, kw@linux.com,
conor+dt@kernel.org, kishon@kernel.org, andersson@kernel.org,
konradybcio@kernel.org, linux-arm-msm@vger.kernel.org,
linux-pci@vger.kernel.org, linux-phy@lists.infradead.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
quic_qianyu@quicinc.com, quic_krichai@quicinc.com,
quic_vbadigan@quicinc.com
Subject: Re: [PATCH v6 1/6] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Update pcie phy bindings for qcs8300
Date: Wed, 18 Jun 2025 11:42:11 +0530 [thread overview]
Message-ID: <aFJYu_RV86GyrkiI@vaman> (raw)
In-Reply-To: <20250529035635.4162149-2-quic_ziyuzhan@quicinc.com>
On 29-05-25, 11:56, Ziyue Zhang wrote:
> The gcc_aux_clk is not required by the PCIe PHY on qcs8300 and is not
> specified in the device tree node. Hence, move the qcs8300 phy
> compatibility entry into the list of PHYs that require six clocks.
>
> As no compatible need the entry which require seven clocks, delete it.
This fails to apply for me on phy/next, please rebase
--
~Vinod
next prev parent reply other threads:[~2025-06-18 6:12 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-29 3:56 [PATCH v6 0/6] pci: qcom: Add QCS8300 PCIe support Ziyue Zhang
2025-05-29 3:56 ` [PATCH v6 1/6] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Update pcie phy bindings for qcs8300 Ziyue Zhang
2025-06-05 16:06 ` Rob Herring (Arm)
2025-06-18 6:12 ` Vinod Koul [this message]
2025-06-23 9:16 ` Ziyue Zhang
2025-06-18 6:43 ` Johan Hovold
2025-05-29 3:56 ` [PATCH v6 2/6] dt-bindings: PCI: qcom,pcie-sa8775p: document qcs8300 Ziyue Zhang
2025-06-05 16:07 ` Rob Herring (Arm)
2025-05-29 3:56 ` [PATCH v6 3/6] arm64: dts: qcom: qcs8300: enable pcie0 Ziyue Zhang
2025-05-29 3:56 ` [PATCH v6 4/6] arm64: dts: qcom: qcs8300-ride: enable pcie0 interface Ziyue Zhang
2025-05-29 3:56 ` [PATCH v6 5/6] arm64: dts: qcom: qcs8300: enable pcie1 Ziyue Zhang
2025-05-29 3:56 ` [PATCH v6 6/6] arm64: dts: qcom: qcs8300-ride: enable pcie1 interface Ziyue Zhang
2025-06-17 16:41 ` (subset) [PATCH v6 0/6] pci: qcom: Add QCS8300 PCIe support Manivannan Sadhasivam
2025-12-23 17:33 ` Vinod Koul
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aFJYu_RV86GyrkiI@vaman \
--to=vkoul@kernel.org \
--cc=abel.vesa@linaro.org \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=kishon@kernel.org \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=kwilczynski@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=neil.armstrong@linaro.org \
--cc=quic_krichai@quicinc.com \
--cc=quic_qianyu@quicinc.com \
--cc=quic_vbadigan@quicinc.com \
--cc=quic_ziyuzhan@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).