From: Frank Li <Frank.li@nxp.com>
To: Durai Manickam KR <durai.manickamkr@microchip.com>
Cc: linux-i3c@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, alexandre.belloni@bootlin.com,
robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
balamanikandan.gunasundar@microchip.com,
nicolas.ferre@microchip.com
Subject: Re: [PATCH 4/4] ARM: dts: microchip: add I3C controller
Date: Thu, 18 Sep 2025 11:44:06 -0400 [thread overview]
Message-ID: <aMwoxsACdicpAFup@lizhi-Precision-Tower-5810> (raw)
In-Reply-To: <20250918095429.232710-5-durai.manickamkr@microchip.com>
On Thu, Sep 18, 2025 at 03:24:29PM +0530, Durai Manickam KR wrote:
> Add I3C controller for sama7d65 SoC.
>
> Signed-off-by: Durai Manickam KR <durai.manickamkr@microchip.com>
> ---
> arch/arm/boot/dts/microchip/sama7d65.dtsi | 12 ++++++++++++
> 1 file changed, 12 insertions(+)
>
> diff --git a/arch/arm/boot/dts/microchip/sama7d65.dtsi b/arch/arm/boot/dts/microchip/sama7d65.dtsi
> index c191acc2c89f..3a5da27f7d83 100644
> --- a/arch/arm/boot/dts/microchip/sama7d65.dtsi
> +++ b/arch/arm/boot/dts/microchip/sama7d65.dtsi
> @@ -721,5 +721,17 @@ gic: interrupt-controller@e8c11000 {
> #address-cells = <0>;
> interrupt-controller;
> };
> +
> + i3c: i3c@e9000000 {
> + compatible = "mchp,sama7d65-i3c-hci";
Need update binding doc for "mchp,sama7d65-i3c-hci"
Frank
> + reg = <0xe9000000 0x300>;
> + interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&pmc PMC_TYPE_PERIPHERAL 105>, <&pmc PMC_TYPE_GCK 105>;
> + clock-names = "pclk", "gclk";
> + assigned-clocks = <&pmc PMC_TYPE_GCK 105>;
> + assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_ETHPLL>;
> + assigned-clock-rates = <125000000>;
> + status = "disabled";
> + };
> };
> };
> --
> 2.34.1
>
next prev parent reply other threads:[~2025-09-18 15:44 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-18 9:54 [PATCH 0/4] Add microchip sama7d65 SoC I3C support Durai Manickam KR
2025-09-18 9:54 ` [PATCH 1/4] clk: at91: sama7d65: add peripheral clock for I3C Durai Manickam KR
2025-09-18 9:54 ` [PATCH 2/4] i3c: mipi-i3c-hci: add microchip sama7d65 SoC Durai Manickam KR
2025-09-18 16:27 ` Frank Li
2025-09-25 13:23 ` Jarkko Nikula
2025-09-18 9:54 ` [PATCH 3/4] ARM: configs: at91: sama7: add sama7d65 i3c-hci Durai Manickam KR
2025-09-18 9:54 ` [PATCH 4/4] ARM: dts: microchip: add I3C controller Durai Manickam KR
2025-09-18 15:44 ` Frank Li [this message]
2025-09-18 15:48 ` Conor Dooley
2025-09-18 14:50 ` [PATCH 0/4] Add microchip sama7d65 SoC I3C support Rob Herring (Arm)
2025-09-18 15:11 ` Conor Dooley
-- strict thread matches above, loose matches on Subject: below --
2025-09-09 11:13 [PATCH 0/4] Add Microchip I3C controller Durai Manickam KR
2025-09-09 11:13 ` [PATCH 4/4] ARM: dts: microchip: add " Durai Manickam KR
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aMwoxsACdicpAFup@lizhi-Precision-Tower-5810 \
--to=frank.li@nxp.com \
--cc=alexandre.belloni@bootlin.com \
--cc=balamanikandan.gunasundar@microchip.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=durai.manickamkr@microchip.com \
--cc=krzk+dt@kernel.org \
--cc=linux-i3c@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nicolas.ferre@microchip.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox