* [PATCH v2 0/1] arm64: dts: renesas: r9a09g047e57-smarc: Enable I3C
@ 2025-11-20 11:51 Tommaso Merciai
2025-11-20 11:51 ` [PATCH v2 1/1] arm64: dts: renesas: rzg3e-smarc-som: Enable I3C support Tommaso Merciai
0 siblings, 1 reply; 3+ messages in thread
From: Tommaso Merciai @ 2025-11-20 11:51 UTC (permalink / raw)
To: tomm.merciai
Cc: linux-renesas-soc, biju.das.jz, wsa+renesas, Tommaso Merciai,
Geert Uytterhoeven, Magnus Damm, Rob Herring, Krzysztof Kozlowski,
Conor Dooley, devicetree, linux-kernel
Dear all,
This patch enable I3C support to the rzg3e-smarc-som.dtsi.
Tested using NXP P3T1085UK-ARD connected to the RZ/G3E SMARC SoM
via the RZ/G3E SMARC BREAKOUT board.
Using the following connections:
RZ SMARC Carrier II (CN1) → RZ SMARC BREAKOUT board
+--------------------------------------------------------+
RZ SMARC Carrier II (PMOD1_6) → P3T1085UK-ARD (J9)
+--------------------------------------------------------+
| PWR_PMOD1 (pin 6) → (pin 9) +3V3 |
| GND (pin 5) → (pin 7) GND |
+--------------------------------------------------------+
RZ SMARC BREAKOUT board (CN1) → P3T1085UK-ARD (J13)
+--------------------------------------------------------+
| GND (pin 2) → (pin 4) GND |
| I3C_SCL (pin 3) → (pin 1) SCL_I3C |
| I3C_SDA (pin 4) → (pin 2) SDA_I3C |
+--------------------------------------------------------+
The following jumpers setup is required on the P3T1085UK-ARD board:
- JP1: 1-2
- JP2: 1-2
- JP3: 1-2
The following SW1(1,2) switch setup is required on the RZ SMARC BREAKOUT
board:
- SW1(1): 1
- SW1(2): 1
Thanks & Regards,
Tommaso
v1->v2:
- Dropped overlay and moved I3C support (pure bus mode) directly to the
rzg3e-smarc-som.dtsi as suggested by Wolfram Sang.
- Removed alias as suggested by Wolfram Sang.
Tommaso Merciai (1):
arm64: dts: renesas: rzg3e-smarc-som: Enable I3C support
arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi | 14 ++++++++++++++
1 file changed, 14 insertions(+)
--
2.43.0
^ permalink raw reply [flat|nested] 3+ messages in thread
* [PATCH v2 1/1] arm64: dts: renesas: rzg3e-smarc-som: Enable I3C support
2025-11-20 11:51 [PATCH v2 0/1] arm64: dts: renesas: r9a09g047e57-smarc: Enable I3C Tommaso Merciai
@ 2025-11-20 11:51 ` Tommaso Merciai
2025-11-20 13:32 ` Wolfram Sang
0 siblings, 1 reply; 3+ messages in thread
From: Tommaso Merciai @ 2025-11-20 11:51 UTC (permalink / raw)
To: tomm.merciai
Cc: linux-renesas-soc, biju.das.jz, wsa+renesas, Tommaso Merciai,
Geert Uytterhoeven, Magnus Damm, Rob Herring, Krzysztof Kozlowski,
Conor Dooley, devicetree, linux-kernel
Enable I3C on RZ/G3E SMARC SoM.
Signed-off-by: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
---
v1->v2:
- Dropped overlay and moved I3C support (pure bus mode) directly to the
rzg3e-smarc-som.dtsi as suggested by Wolfram Sang.
- Removed alias as suggested by Wolfram Sang.
arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi | 14 ++++++++++++++
1 file changed, 14 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi b/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi
index 7faa44510d98..f05b9fec05f0 100644
--- a/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi
+++ b/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi
@@ -122,6 +122,14 @@ raa215300: pmic@12 {
};
};
+&i3c {
+ pinctrl-0 = <&i3c_pins>;
+ pinctrl-names = "default";
+ i2c-scl-hz = <400000>;
+ i3c-scl-hz = <12500000>;
+ status = "okay";
+};
+
&mdio0 {
phy0: ethernet-phy@7 {
compatible = "ethernet-phy-id0022.1640",
@@ -219,6 +227,12 @@ i2c2_pins: i2c {
<RZG3E_PORT_PINMUX(3, 5, 1)>; /* SDA2 */
};
+ i3c_pins: i3c {
+ pinmux = <RZG3E_PORT_PINMUX(2, 0, 2)>, /* I3C0_SCL */
+ <RZG3E_PORT_PINMUX(2, 1, 2)>; /* I3C0_SDA */
+ drive-push-pull;
+ };
+
rtc_irq_pin: rtc-irq {
pins = "PS1";
bias-pull-up;
--
2.43.0
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH v2 1/1] arm64: dts: renesas: rzg3e-smarc-som: Enable I3C support
2025-11-20 11:51 ` [PATCH v2 1/1] arm64: dts: renesas: rzg3e-smarc-som: Enable I3C support Tommaso Merciai
@ 2025-11-20 13:32 ` Wolfram Sang
0 siblings, 0 replies; 3+ messages in thread
From: Wolfram Sang @ 2025-11-20 13:32 UTC (permalink / raw)
To: Tommaso Merciai
Cc: tomm.merciai, linux-renesas-soc, biju.das.jz, Geert Uytterhoeven,
Magnus Damm, Rob Herring, Krzysztof Kozlowski, Conor Dooley,
devicetree, linux-kernel
[-- Attachment #1: Type: text/plain, Size: 241 bytes --]
On Thu, Nov 20, 2025 at 12:51:39PM +0100, Tommaso Merciai wrote:
> Enable I3C on RZ/G3E SMARC SoM.
>
> Signed-off-by: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2025-11-20 13:32 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-11-20 11:51 [PATCH v2 0/1] arm64: dts: renesas: r9a09g047e57-smarc: Enable I3C Tommaso Merciai
2025-11-20 11:51 ` [PATCH v2 1/1] arm64: dts: renesas: rzg3e-smarc-som: Enable I3C support Tommaso Merciai
2025-11-20 13:32 ` Wolfram Sang
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).