From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f180.google.com (mail-pf1-f180.google.com [209.85.210.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1578B2D5A19 for ; Wed, 25 Feb 2026 22:32:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.180 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772058772; cv=none; b=AO5og819zwwkn1aJ2dlwIvyDJIeXzts2En0hLnqIPMVpoNgx/LfrFi0ERfMxc6l+z4a32enpydBqbLXaJ5Qi8QAsHvTaKbaX4otE3XUupY2GHanLGZeP8bpGZKU8vkgXUtheFgFN4dFOLOo38n8QUbRYEOPLkTaDqsV5ISoCQ+4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772058772; c=relaxed/simple; bh=9Sy6ZGAWwM4BDtYLlDmcNrsetGgvhNaBEJsEbo8uY+Y=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=KeVonhJD+ZX6LnnK8UZ18WNQOpG3dP0RbjCmGsGPslEyb7/xwId9guaA1kg4raLeOiDvXfYhuGLb82ZjmEscCF3s8Yz++7ub/j8sGk8YUURlu3e5K/Q81Aaf9/nCIcQewepSW/kzAHxv5zKd2J2kpA9LqFg7PTcG5hN60VFXJmo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=DKpPCHoe; arc=none smtp.client-ip=209.85.210.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="DKpPCHoe" Received: by mail-pf1-f180.google.com with SMTP id d2e1a72fcca58-824a829f9bbso142393b3a.0 for ; Wed, 25 Feb 2026 14:32:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772058769; x=1772663569; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=n4i2IRBgsk5p1jTMDi9j/dN7YnnN1etbWBu+Qol+1xk=; b=DKpPCHoeWvXplkAc1I0s9MBHdcBGbai/M2VpCWdtC0l+GOeLR71EezOLq/Sr8waXy9 3/ZIRY0ryN33A6bt3HOCMk7ojMab/LP+EvQo5uuDTdzckhqRQSsSH0KGt7Zi/2M+m2F0 +3YdsW40RcIqDYzK60ypyNIwY/QAUsno2zMtC5666irW3iDPUGlJFnKHUu/Syz+1mPWn 8EKvWXLfgpRF9q4HpgKJGFRHiFNB4MiAtXSVmH9OIaZUWELYeSEIjpsJaximEAtNAdGo U6/PBQtgvxtr3e8dFcTIGYd39uxcw+BSr/zcdITvZn2AO3qNlt0LXfvTXkZSybJ/1csm GkqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772058769; x=1772663569; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=n4i2IRBgsk5p1jTMDi9j/dN7YnnN1etbWBu+Qol+1xk=; b=M4RajySpD1+NA/frgKMpoylsOh2L7ybFqA+KF7ljdn/qiysLmGzom+EguCdffqEHiq KvJuEq5eYqfpi68br7DR4uWvIQwECyo4zC+T/lnlg7FW8FHf1Aya6r7+M1PnKFdBqMZV tVODMJZAzVlmKiw1xG1EUfSVGJX1Qpi6TZPmiegtPQAhbiqjVl8lMe1bK9Mw+E0flKD8 qaaiYkrozKYG42zhaB1S7RPkMM0gudWTCQWo9muscNgvbKt/UOtpvqEEm1bdfMmu95pu ceXx+Ivyo9A+h4O3yVz840F1/59dlo+pBjicuav5G/j7YGKEvvryAvKvhebavWYzhylo 0VsA== X-Forwarded-Encrypted: i=1; AJvYcCXZEP+ghCTsVf3waQlfNJ7wdnQg+IPTCfkv61d6ckShN0xfqGrsYiETWKV5m8x7KsDtNhUl3Ey0ckGo@vger.kernel.org X-Gm-Message-State: AOJu0Yxc65rfPG1edZu1ka2YDZiJizqwcXnVKY6OxYhXuLsTCo971w5l 8vI22LUtp2Q5GEaXIxTr6D7Ehq0OQAmsZHDuB7y+oW1naGJQ9J7vvmAT X-Gm-Gg: ATEYQzxbbBG1uJVGUbMyzGm0HU3oceD1ccx1axBKF0V/xBOEM8Xc54CZZvtVFaU17fH qgZ4LfnJpCwNxKlPiYUkgUlcS3hcWzc/qC9QbykJPJHaxnCkKsdJP5OQoSZn/Uv//OUrhwG/F5X LNe7alHoKOMlkeNtkf2XIRoxq+UGoAC62h09XTVzNmFg9LEzoh2h5UyIXw3QSYmMAEO9y688B1E EWXt7JVmqHLQ+GYOwZJCYuDfA4B0DFqk5//gsuLuET2wxN+XgdDEnUKM+Gzs0OpnCX4fGAlNjPK Z0Atia5KWAxaTjoxttNxCMwQ8ClAEEod2COCjQBx1R2zCypa5sP7moAkCCC07pWOVqtbqK/ZSNX 71I2YjW2pthF3hNkrc//p/l0dbrb/ASfyHmetwiFULFsZ+eqzCYxNisXR4onxwvskqF5MmNuQ5M fziSalZLLfyZcD6q50MRyydA== X-Received: by 2002:a05:6a00:6d5a:10b0:827:28db:7a78 with SMTP id d2e1a72fcca58-82728db7ea0mr2323867b3a.17.1772058769463; Wed, 25 Feb 2026 14:32:49 -0800 (PST) Received: from localhost ([2001:19f0:ac00:4eb8:5400:5ff:fe30:7df3]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8273a01a9dasm289317b3a.49.2026.02.25.14.32.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Feb 2026 14:32:49 -0800 (PST) Date: Thu, 26 Feb 2026 06:32:27 +0800 From: Inochi Amaoto To: "Anton D. Stavinskii" , Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Jaroslav Kysela , Takashi Iwai , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org Subject: Re: [PATCH v4 6/6] riscv: dts: sophgo: dts nodes for i2s tdm modules Message-ID: References: <20260120-cv1800b-i2s-driver-v4-0-6ef787dc6426@gmail.com> <20260120-cv1800b-i2s-driver-v4-6-6ef787dc6426@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20260120-cv1800b-i2s-driver-v4-6-6ef787dc6426@gmail.com> On Tue, Jan 20, 2026 at 11:06:08PM +0400, Anton D. Stavinskii wrote: > Introduced I2S nodes and internal dac and adc nodes as well > The new header file provided in order to make DMA channel names > more readable. > > Signed-off-by: Anton D. Stavinskii > --- > arch/riscv/boot/dts/sophgo/cv180x-dmamux.h | 57 ++++++++++++++++++++++++++++++ > arch/riscv/boot/dts/sophgo/cv180x.dtsi | 55 ++++++++++++++++++++++++++++ > 2 files changed, 112 insertions(+) > > diff --git a/arch/riscv/boot/dts/sophgo/cv180x-dmamux.h b/arch/riscv/boot/dts/sophgo/cv180x-dmamux.h > new file mode 100644 > index 000000000000..6314bf6e9dc8 > --- /dev/null > +++ b/arch/riscv/boot/dts/sophgo/cv180x-dmamux.h > @@ -0,0 +1,57 @@ > +/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ > +/* > + * Copyright (C) 2025 Inochi Amaoto > + */ > + > +#ifndef _SOPHGO_CV18XX_DMAMUX > +#define _SOPHGO_CV18XX_DMAMUX > + > +#define DMA_I2S0_RX 0 > +#define DMA_I2S0_TX 1 > +#define DMA_I2S1_RX 2 > +#define DMA_I2S1_TX 3 > +#define DMA_I2S2_RX 4 > +#define DMA_I2S2_TX 5 > +#define DMA_I2S3_RX 6 > +#define DMA_I2S3_TX 7 > +#define DMA_UART0_RX 8 > +#define DMA_UART0_TX 9 > +#define DMA_UART1_RX 10 > +#define DMA_UART1_TX 11 > +#define DMA_UART2_RX 12 > +#define DMA_UART2_TX 13 > +#define DMA_UART3_RX 14 > +#define DMA_UART3_TX 15 > +#define DMA_SPI0_RX 16 > +#define DMA_SPI0_TX 17 > +#define DMA_SPI1_RX 18 > +#define DMA_SPI1_TX 19 > +#define DMA_SPI2_RX 20 > +#define DMA_SPI2_TX 21 > +#define DMA_SPI3_RX 22 > +#define DMA_SPI3_TX 23 > +#define DMA_I2C0_RX 24 > +#define DMA_I2C0_TX 25 > +#define DMA_I2C1_RX 26 > +#define DMA_I2C1_TX 27 > +#define DMA_I2C2_RX 28 > +#define DMA_I2C2_TX 29 > +#define DMA_I2C3_RX 30 > +#define DMA_I2C3_TX 31 > +#define DMA_I2C4_RX 32 > +#define DMA_I2C4_TX 33 > +#define DMA_TDM0_RX 34 > +#define DMA_TDM0_TX 35 > +#define DMA_TDM1_RX 36 > +#define DMA_AUDSRC 37 > +#define DMA_SPI_NAND 38 > +#define DMA_SPI_NOR 39 > +#define DMA_UART4_RX 40 > +#define DMA_UART4_TX 41 > +#define DMA_SPI_NOR1 42 > + > +#define DMA_CPU_A53 0 > +#define DMA_CPU_C906_0 1 > +#define DMA_CPU_C906_1 2 > + > +#endif // _SOPHGO_CV18XX_DMAMUX > diff --git a/arch/riscv/boot/dts/sophgo/cv180x.dtsi b/arch/riscv/boot/dts/sophgo/cv180x.dtsi > index 06b0ce5a2db7..ebe5e8113939 100644 > --- a/arch/riscv/boot/dts/sophgo/cv180x.dtsi > +++ b/arch/riscv/boot/dts/sophgo/cv180x.dtsi > @@ -8,6 +8,7 @@ > #include > #include > #include "cv18xx-reset.h" > +#include "cv180x-dmamux.h" > > / { > #address-cells = <1>; > @@ -448,6 +449,60 @@ usb: usb@4340000 { > status = "disabled"; > }; > > + i2s0: i2s@4100000 { > + compatible = "sophgo,cv1800b-i2s"; > + reg = <0x04100000 0x1000>; > + clocks = <&clk CLK_APB_I2S0>, <&clk CLK_SDMA_AUD0>; > + clock-names = "i2s", "mclk"; > + dmas = <&dmamux DMA_I2S0_RX 1>, <&dmamux DMA_I2S0_TX 1>; > + dma-names = "rx", "tx"; > + status = "disabled"; > + }; This magic number 1 is bind to the RISC-V cores, I think we should add a macro DMA_CPU_ID into CPU file to route the CPU id to real cores. Or, just let the borad dts configure which dma is enabled. Regards, Inochi > + > + i2s1: i2s@4110000 { > + compatible = "sophgo,cv1800b-i2s"; > + reg = <0x04110000 0x1000>; > + clocks = <&clk CLK_APB_I2S1>, <&clk CLK_SDMA_AUD1>; > + clock-names = "i2s", "mclk"; > + dmas = <&dmamux DMA_I2S1_RX 1>, <&dmamux DMA_I2S1_TX 1>; > + dma-names = "rx", "tx"; > + status = "disabled"; > + }; > + > + i2s2: i2s@4120000 { > + compatible = "sophgo,cv1800b-i2s"; > + reg = <0x04120000 0x1000>; > + clocks = <&clk CLK_APB_I2S2>, <&clk CLK_SDMA_AUD2>; > + clock-names = "i2s", "mclk"; > + dmas = <&dmamux DMA_I2S2_RX 1>, <&dmamux DMA_I2S2_TX 1>; > + dma-names = "rx", "tx"; > + status = "disabled"; > + }; > + > + i2s3: i2s@4130000 { > + compatible = "sophgo,cv1800b-i2s"; > + reg = <0x04130000 0x1000>; > + clocks = <&clk CLK_APB_I2S3>, <&clk CLK_SDMA_AUD3>; > + clock-names = "i2s", "mclk"; > + dmas = <&dmamux DMA_I2S3_RX 1>, <&dmamux DMA_I2S3_TX 1>; > + dma-names = "rx", "tx"; > + status = "disabled"; > + }; > + > + int_adc: codec@300a100 { > + compatible = "sophgo,cv1800b-sound-adc"; > + #sound-dai-cells = <0>; > + reg = <0x300a100 0x100>; > + status = "disabled"; > + }; > + > + int_dac: codec@300a000 { > + compatible = "sophgo,cv1800b-sound-dac"; > + #sound-dai-cells = <0>; > + reg = <0x300a000 0x100>; > + status = "disabled"; > + }; > + > rtc@5025000 { > compatible = "sophgo,cv1800b-rtc", "syscon"; > reg = <0x5025000 0x2000>; > > -- > 2.43.0 >