From: Konrad Dybcio <konrad.dybcio@linaro.org>
To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
andersson@kernel.org, lpieralisi@kernel.org, robh@kernel.org,
kw@linux.com, krzysztof.kozlowski+dt@linaro.org,
vkoul@kernel.org
Cc: bhelgaas@google.com, kishon@kernel.org,
linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org
Subject: Re: [PATCH 08/11] ARM: dts: qcom: sdx55-t55: Enable PCIe RC support
Date: Wed, 22 Feb 2023 17:04:44 +0100 [thread overview]
Message-ID: <ac05fec4-138c-2f1e-a953-8d498d3bb598@linaro.org> (raw)
In-Reply-To: <20230222153251.254492-9-manivannan.sadhasivam@linaro.org>
On 22.02.2023 16:32, Manivannan Sadhasivam wrote:
> Enable PCIe RC support on Thundercomm T55 board.
>
> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
> ---
> arch/arm/boot/dts/qcom-sdx55-t55.dts | 42 ++++++++++++++++++++++++++++
> 1 file changed, 42 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-sdx55-t55.dts b/arch/arm/boot/dts/qcom-sdx55-t55.dts
> index 7ed8feb99afb..fb5b9264077c 100644
> --- a/arch/arm/boot/dts/qcom-sdx55-t55.dts
> +++ b/arch/arm/boot/dts/qcom-sdx55-t55.dts
> @@ -242,6 +242,23 @@ &ipa {
> memory-region = <&ipa_fw_mem>;
> };
>
> +&pcie_phy {
> + status = "okay";
'status' should go last. Since you're introducing new nodes,
changing the order in the existing ones would be appreciated.
> +
> + vdda-phy-supply = <&vreg_l1e_bb_1p2>;
> + vdda-pll-supply = <&vreg_l4e_bb_0p875>;
> +};
> +
> +&pcie_rc {
> + status = "okay";
> +
> + perst-gpios = <&tlmm 57 GPIO_ACTIVE_LOW>;
> + wake-gpios = <&tlmm 53 GPIO_ACTIVE_HIGH>;
> +
> + pinctrl-names = "default";
> + pinctrl-0 = <&pcie_default>;
property-
property-names
Konrad
> +};
> +
> &qpic_bam {
> status = "ok";
> };
> @@ -265,6 +282,31 @@ &remoteproc_mpss {
> memory-region = <&mpss_adsp_mem>;
> };
>
> +&tlmm {
> + pcie_default: pcie-default-state {
> + clkreq-pins {
> + pins = "gpio56";
> + function = "pcie_clkreq";
> + drive-strength = <2>;
> + bias-pull-up;
> + };
> +
> + perst-pins {
> + pins = "gpio57";
> + function = "gpio";
> + drive-strength = <2>;
> + bias-pull-down;
> + };
> +
> + wake-pins {
> + pins = "gpio53";
> + function = "gpio";
> + drive-strength = <2>;
> + bias-pull-up;
> + };
> + };
> +};
> +
> &usb_hsphy {
> status = "okay";
> vdda-pll-supply = <&vreg_l4e_bb_0p875>;
next prev parent reply other threads:[~2023-02-22 16:04 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-22 15:32 [PATCH 00/11] Add PCIe RC support to Qcom SDX55 SoC Manivannan Sadhasivam
2023-02-22 15:32 ` [PATCH 01/11] dt-bindings: PCI: qcom: Update maintainers entry Manivannan Sadhasivam
2023-02-23 9:36 ` Krzysztof Kozlowski
2023-02-22 15:32 ` [PATCH 02/11] dt-bindings: PCI: qcom: Add iommu properties Manivannan Sadhasivam
2023-02-23 9:37 ` Krzysztof Kozlowski
2023-02-23 13:02 ` Manivannan Sadhasivam
2023-02-22 15:32 ` [PATCH 03/11] dt-bindings: PCI: qcom: Add SDX55 SoC Manivannan Sadhasivam
2023-02-23 9:38 ` Krzysztof Kozlowski
2023-02-22 15:32 ` [PATCH 04/11] dt-bindings: PCI: qcom-ep: Fix the unit address used in example Manivannan Sadhasivam
2023-02-23 9:38 ` Krzysztof Kozlowski
2023-02-22 15:32 ` [PATCH 05/11] ARM: dts: qcom: sdx55: Fix the unit address of PCIe EP node Manivannan Sadhasivam
2023-02-22 16:02 ` Konrad Dybcio
2023-02-23 13:04 ` Manivannan Sadhasivam
2023-02-22 15:32 ` [PATCH 06/11] ARM: dts: qcom: sdx55: Rename pcie0_{phy/lane} to pcie_{phy/lane} Manivannan Sadhasivam
2023-02-22 16:45 ` Konrad Dybcio
2023-02-22 15:32 ` [PATCH 07/11] ARM: dts: qcom: sdx55: Add support for PCIe RC controller Manivannan Sadhasivam
2023-02-22 16:03 ` Konrad Dybcio
2023-02-22 15:32 ` [PATCH 08/11] ARM: dts: qcom: sdx55-t55: Enable PCIe RC support Manivannan Sadhasivam
2023-02-22 16:04 ` Konrad Dybcio [this message]
2023-02-22 15:32 ` [PATCH 09/11] phy: qcom-qmp-pcie: Split out EP related init sequence for SDX55 Manivannan Sadhasivam
2023-02-22 15:32 ` [PATCH 10/11] phy: qcom-qmp-pcie: Add RC " Manivannan Sadhasivam
2023-02-22 15:32 ` [PATCH 11/11] PCI: qcom: Add support for SDX55 SoC Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ac05fec4-138c-2f1e-a953-8d498d3bb598@linaro.org \
--to=konrad.dybcio@linaro.org \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=kishon@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=robh@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).