From: Maulik Shah <mkshah@codeaurora.org>
To: Rajendra Nayak <rnayak@codeaurora.org>,
Stephen Boyd <swboyd@chromium.org>,
agross@kernel.org, bjorn.andersson@linaro.org,
robh+dt@kernel.org
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 05/14] arm64: dts: qcom: sc7280: Add RSC and PDC devices
Date: Mon, 8 Mar 2021 10:51:04 +0530 [thread overview]
Message-ID: <ac4f5cf8-0bf0-b7c3-2d50-ae7d48cbc885@codeaurora.org> (raw)
In-Reply-To: <31bf64c5-26a4-dc23-3769-df7a7559083b@codeaurora.org>
Hi,
On 3/5/2021 11:12 AM, Rajendra Nayak wrote:
>
> On 3/4/2021 5:34 AM, Stephen Boyd wrote:
>> Quoting Rajendra Nayak (2021-03-03 04:17:49)
>>> diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi
>>> b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>>> index 4a56d9c..21c2399 100644
>>> --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
>>> +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>>> @@ -30,6 +31,18 @@
>>> };
>>> };
>>> + reserved_memory: reserved-memory {
>>
>> Do we plan to use this label at any point? I'd prefer we remove this
>> until it becomes useful.
>
> sure, i'll drop it
>
>>
>>> + #address-cells = <2>;
>>> + #size-cells = <2>;
>>> + ranges;
>>> +
>>> + aop_cmd_db_mem: memory@80860000 {
>>> + reg = <0x0 0x80860000 0x0 0x20000>;
>>> + compatible = "qcom,cmd-db";
>>> + no-map;
>>> + };
>>> + };
>>> +
>>> cpus {
>>> #address-cells = <2>;
>>> #size-cells = <0>;
>>> @@ -203,6 +229,7 @@
>>> interrupt-controller;
>>> #interrupt-cells = <2>;
>>> gpio-ranges = <&tlmm 0 0 175>;
>>> + wakeup-parent = <&pdc>;
>>> qup_uart5_default: qup-uart5-default {
>>> pins = "gpio46", "gpio47";
>>> @@ -287,6 +314,23 @@
>>> status = "disabled";
>>> };
>>> };
>>> +
>>> + apps_rsc: rsc@18200000 {
>>
>> Any better name than 'rsc'? Maybe 'power-controller'?
>
> hmm, Maulik, any thoughts? This would perhaps need the bindings docs
> to be updated as well (and maybe the existing platform DTs using rsc too)
I think we should be good with rsc (resource-state-coordinator). RSC
itself don't do any resource power management.
Thanks,
Maulik
>
>>
>>> + compatible = "qcom,rpmh-rsc";
>>> + reg = <0 0x18200000 0 0x10000>,
>>> + <0 0x18210000 0 0x10000>,
>>> + <0 0x18220000 0 0x10000>;
>>> + reg-names = "drv-0", "drv-1", "drv-2";
>>> + interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
>>> + <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
>>> + <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
>>> + qcom,tcs-offset = <0xd00>;
>>> + qcom,drv-id = <2>;
>>> + qcom,tcs-config = <ACTIVE_TCS 2>,
>>> + <SLEEP_TCS 3>,
>>> + <WAKE_TCS 3>,
>>> + <CONTROL_TCS 1>;
>>> + };
>>> };
>
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
next prev parent reply other threads:[~2021-03-08 5:22 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-03-03 12:17 [PATCH v2 00/14] Add binding updates and DT files for SC7280 SoC Rajendra Nayak
2021-03-03 12:17 ` [PATCH v2 01/14] dt-bindings: arm: qcom: Document sc7280 SoC and board Rajendra Nayak
2021-03-08 20:09 ` Rob Herring
2021-03-03 12:17 ` [PATCH v2 02/14] dt-bindings: firmware: scm: Add sc7280 support Rajendra Nayak
2021-03-08 20:09 ` Rob Herring
2021-03-03 12:17 ` [PATCH v2 03/14] arm64: dts: sc7280: Add basic dts/dtsi files for sc7280 soc Rajendra Nayak
2021-03-04 0:07 ` Stephen Boyd
2021-03-11 9:18 ` Rajendra Nayak
2021-03-03 12:17 ` [PATCH v2 04/14] dt-bindings: qcom,pdc: Add compatible for sc7280 Rajendra Nayak
2021-03-08 20:09 ` Rob Herring
2021-03-03 12:17 ` [PATCH v2 05/14] arm64: dts: qcom: sc7280: Add RSC and PDC devices Rajendra Nayak
2021-03-04 0:04 ` Stephen Boyd
2021-03-05 5:42 ` Rajendra Nayak
2021-03-08 5:21 ` Maulik Shah [this message]
2021-03-23 7:06 ` Stephen Boyd
2021-03-03 12:17 ` [PATCH v2 06/14] arm64: dts: qcom: SC7280: Add rpmhcc clock controller node Rajendra Nayak
2021-03-04 0:04 ` Stephen Boyd
2021-03-03 12:17 ` [PATCH v2 07/14] dt-bindings: arm-smmu: Add compatible for SC7280 SoC Rajendra Nayak
2021-03-08 20:10 ` Rob Herring
2021-03-03 12:17 ` [PATCH v2 08/14] arm64: dts: qcom: sc7280: Add device node for APPS SMMU Rajendra Nayak
2021-03-03 12:17 ` [PATCH v2 09/14] arm64: dts: qcom: Add reserved memory for fw Rajendra Nayak
2021-03-03 12:17 ` [PATCH v2 10/14] dt-bindings: watchdog: Add compatible for SC7280 SoC Rajendra Nayak
2021-03-08 20:10 ` Rob Herring
2021-03-03 12:17 ` [PATCH v2 11/14] arm64: dts: qcom: sc7280: Add APSS watchdog node Rajendra Nayak
2021-03-03 12:17 ` [PATCH v2 12/14] arm64: dts: qcom: sc7280: Add SPMI PMIC arbiter device for SC7280 Rajendra Nayak
2021-03-04 0:12 ` Stephen Boyd
2021-03-05 5:44 ` Rajendra Nayak
2021-03-03 12:17 ` [PATCH v2 13/14] arm64: dts: qcom: sc7280: Add cpuidle states Rajendra Nayak
2021-03-04 0:13 ` Stephen Boyd
2021-03-05 5:44 ` Rajendra Nayak
2021-03-03 12:17 ` [PATCH v2 14/14] arm64: dts: qcom: sc7280: Add rpmh power-domain node Rajendra Nayak
2021-03-04 0:14 ` Stephen Boyd
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ac4f5cf8-0bf0-b7c3-2d50-ae7d48cbc885@codeaurora.org \
--to=mkshah@codeaurora.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=rnayak@codeaurora.org \
--cc=robh+dt@kernel.org \
--cc=swboyd@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).