From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 239353ACA4C; Mon, 23 Mar 2026 13:38:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774273115; cv=none; b=Hh1G1NHbXhS6z3UWoIwlR2oQ8mO5/zEoaD92ivQtdz37VbEXvFAaeoLN7foG7ssYpZw0NnUcfeLthnctLdGHfCOUm2OPrJZHPTJTY9PQxHBfXBYDXPR7lQPE56HS9RSrS8T1NajCQD0PPVyZLDmwQ8y2Aev/DneQMA6t/ft/P40= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774273115; c=relaxed/simple; bh=EE1BARFzWjcO6wyIQt06l7M7MH4JAkFjS4YaQxNjKZI=; h=Date:From:To:CC:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=HFrgxUHmjKlaALWwdBXTCVXMfOu+dY3loS8mXtfTnbwf5iuZfQJzF9Ygh9Ug5RWZa0gHlx0ckmu227Rp186rI8XJfXkVsutReIxgkD75pFLaA+HSysetI9H1QGNuia22MOgImyu2/Ox4YalKfibLQ1RdfCWy8ghyuqY/rfDTdJg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=EKnTD5XC; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="EKnTD5XC" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1774273114; x=1805809114; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=EE1BARFzWjcO6wyIQt06l7M7MH4JAkFjS4YaQxNjKZI=; b=EKnTD5XCZqgI4L7mTmwfO2NqYE5ZCaKG9e5FJQFUd0/f0xHNqRAbuMnX +VV8j8oHjZDIozbG479BExZXOwPgdN4bpkbU+zJpkOBR8y35Lxup+7C8T Io6MhjGvUbo87SSlz3IcdUfovP7BQp7vVN6wrzaTjfuHf3gowbEJ8geqI CiRxTvxb5+oor/f6x+V8eCHOk1apnTfaKg5WuxKjIusLqSCJ6e8xaoK8/ Z5IV2rcSkn1MUREG33T18jLDNlivcSFjTt8tpKkwg6soYXo4GuGdDMuKN yTllux6e/2IFeYwuAOCczqk9lSmElEPQW9rO+NeBjfbqOcQOQDEtofkvO Q==; X-CSE-ConnectionGUID: NU3MCjPHTT6Ew3YQEdpaLQ== X-CSE-MsgGUID: fLRfFT78RGuXM6z3aYurDg== X-IronPort-AV: E=Sophos;i="6.23,137,1770620400"; d="scan'208";a="55474404" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa2.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 23 Mar 2026 06:38:33 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.58; Mon, 23 Mar 2026 06:38:08 -0700 Received: from bby-cbu-swbuild03.eng.microchip.com (10.10.85.11) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.58 via Frontend Transport; Mon, 23 Mar 2026 06:38:08 -0700 Date: Mon, 23 Mar 2026 06:38:06 -0700 From: Charles Perry To: Conor Dooley CC: Charles Perry , , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , "Paolo Abeni" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiner Kallweit , Russell King , , Subject: Re: [PATCH net-next 1/2] dt-bindings: net: document Microchip PIC64-HPSC/HX MDIO controller Message-ID: References: <20260317184610.315852-1-charles.perry@microchip.com> <20260317184610.315852-2-charles.perry@microchip.com> <20260318-suspense-arming-fe118c3f15c6@spud> <20260319-spearfish-styling-9918d2d2e537@spud> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: <20260319-spearfish-styling-9918d2d2e537@spud> On Thu, Mar 19, 2026 at 01:35:52AM +0000, Conor Dooley wrote: > On Wed, Mar 18, 2026 at 02:23:23PM -0700, Charles Perry wrote: > > > > + > > > > + clock-frequency: true > > > > > > Does this genuinely have no constraints? > > > > It's going to divide the input frequency by 2 to 512 (the prescaler is 8 > > bit long), so assuming an input clock of 156.25 MHz, the bounds are 305KHz > > to 78MHz. The standard is 2.5MHz. > > > > I can add a maximum and minimum here since I do have some validation on > > this in the driver which will bail out if this is out of bound. Hello Conor, I have second doubt about this. The minimum and maximum depend on the input clock frequency which might change if someone uses a different crystal or clock config. So for that reason, I thinks it's better to not specify the bounds, because there's no way to know for sure what they when building the device tree. I will however add a "default: 2500000" following some discussions with Andrew Lunn. Thanks, Charles > > > That sounds like a good idea, thanks. > > pw-bot: changes-requested > > Cheers, > Conor.