From: Mrinmay Sarkar <quic_msarkar@quicinc.com>
To: Manivannan Sadhasivam <mani@kernel.org>
Cc: agross@kernel.org, andersson@kernel.org,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
konrad.dybcio@linaro.org, quic_shazhuss@quicinc.com,
quic_nitegupt@quicinc.com, quic_ramkri@quicinc.com,
quic_nayiluri@quicinc.com, dmitry.baryshkov@linaro.org,
robh@kernel.org, quic_krichai@quicinc.com,
quic_vbadigan@quicinc.com, quic_parass@quicinc.com,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Kishon Vijay Abraham I" <kishon@kernel.org>,
"Vinod Koul" <vkoul@kernel.org>,
linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
mhi@lists.linux.dev, linux-phy@lists.infradead.org
Subject: Re: [PATCH v3 2/5] PCI: qcom-ep: Add support for SA8775P SOC
Date: Thu, 26 Oct 2023 11:08:03 +0530 [thread overview]
Message-ID: <adbca084-a74b-51be-67b5-a3b9e45da506@quicinc.com> (raw)
In-Reply-To: <20231025075317.GC3648@thinkpad>
On 10/25/2023 1:23 PM, Manivannan Sadhasivam wrote:
> On Thu, Oct 19, 2023 at 05:07:07PM +0530, Mrinmay Sarkar wrote:
>> Add support for SA8775P SoC to the Qualcomm PCIe Endpoint Controller
>> driver. There will be some change specific to SA8775P so adding new
>> compatible string.
>>
> What are those specific changes?
>
> - Mani
Need to enable cache snooping logic for SA8775P only.
--Mrinmay
>> Signed-off-by: Mrinmay Sarkar <quic_msarkar@quicinc.com>
>> ---
>> drivers/pci/controller/dwc/pcie-qcom-ep.c | 1 +
>> 1 file changed, 1 insertion(+)
>>
>> diff --git a/drivers/pci/controller/dwc/pcie-qcom-ep.c b/drivers/pci/controller/dwc/pcie-qcom-ep.c
>> index 32c8d9e..4c01c34 100644
>> --- a/drivers/pci/controller/dwc/pcie-qcom-ep.c
>> +++ b/drivers/pci/controller/dwc/pcie-qcom-ep.c
>> @@ -858,6 +858,7 @@ static void qcom_pcie_ep_remove(struct platform_device *pdev)
>> }
>>
>> static const struct of_device_id qcom_pcie_ep_match[] = {
>> + { .compatible = "qcom,sa8775p-pcie-ep", },
>> { .compatible = "qcom,sdx55-pcie-ep", },
>> { .compatible = "qcom,sm8450-pcie-ep", },
>> { }
>> --
>> 2.7.4
>>
next prev parent reply other threads:[~2023-10-26 5:38 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-19 11:37 [PATCH v3 0/5] arm64: qcom: sa8775p: add support for EP PCIe Mrinmay Sarkar
2023-10-19 11:37 ` [PATCH v3 1/5] dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC Mrinmay Sarkar
2023-10-19 12:48 ` Krzysztof Kozlowski
2023-10-19 11:37 ` [PATCH v3 2/5] PCI: qcom-ep: Add support for SA8775P SOC Mrinmay Sarkar
2023-10-25 7:53 ` Manivannan Sadhasivam
2023-10-26 5:38 ` Mrinmay Sarkar [this message]
2023-10-26 6:10 ` Manivannan Sadhasivam
2023-10-26 6:59 ` Mrinmay Sarkar
2023-10-27 12:31 ` Manivannan Sadhasivam
2023-10-19 11:37 ` [PATCH v3 3/5] phy: qcom-qmp-pcie: add endpoint support for sa8775p Mrinmay Sarkar
2023-10-19 13:11 ` Dmitry Baryshkov
2023-10-19 11:37 ` [PATCH v3 4/5] PCI: epf-mhi: Add support for SA8775P Mrinmay Sarkar
2023-10-25 7:56 ` Manivannan Sadhasivam
2023-10-26 5:30 ` Mrinmay Sarkar
2023-10-26 6:11 ` Manivannan Sadhasivam
2023-10-26 11:10 ` Konrad Dybcio
2023-10-26 11:34 ` Mrinmay Sarkar
2023-10-27 12:27 ` Manivannan Sadhasivam
2023-10-19 11:37 ` [PATCH v3 5/5] arm64: dts: qcom: sa8775p: Add ep pcie0 controller node Mrinmay Sarkar
2023-10-25 7:52 ` Manivannan Sadhasivam
2023-10-26 5:33 ` Mrinmay Sarkar
2023-10-26 6:07 ` Mrinmay Sarkar
2023-10-23 6:29 ` (subset) [PATCH v3 0/5] arm64: qcom: sa8775p: add support for EP PCIe Vinod Koul
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=adbca084-a74b-51be-67b5-a3b9e45da506@quicinc.com \
--to=quic_msarkar@quicinc.com \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=kishon@kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=mhi@lists.linux.dev \
--cc=quic_krichai@quicinc.com \
--cc=quic_nayiluri@quicinc.com \
--cc=quic_nitegupt@quicinc.com \
--cc=quic_parass@quicinc.com \
--cc=quic_ramkri@quicinc.com \
--cc=quic_shazhuss@quicinc.com \
--cc=quic_vbadigan@quicinc.com \
--cc=robh@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).