From: Andrew Jeffery <andrew@codeconstruct.com.au>
To: Delphine CC Chiu <Delphine_CC_Chiu@wiwynn.com>,
patrick@stwcx.xyz, Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>, Joel Stanley <joel@jms.id.au>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-aspeed@lists.ozlabs.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v5 09/21] ARM: dts: aspeed: yosemite4: Enable interrupt setting for pca9555
Date: Thu, 01 Feb 2024 15:03:37 +1030 [thread overview]
Message-ID: <b07068223fbc64c453fde6913edce842647dd2c8.camel@codeconstruct.com.au> (raw)
In-Reply-To: <20240131084134.328307-10-Delphine_CC_Chiu@wiwynn.com>
On Wed, 2024-01-31 at 16:41 +0800, Delphine CC Chiu wrote:
> Enable interrupt setting for pca9555
>
> Signed-off-by: Delphine CC Chiu <Delphine_CC_Chiu@wiwynn.com>
> ---
> Changelog:
> - v4
> - Revise device node name
> - v1
> - enable interrupt setting for pca9555
> ---
> .../aspeed/aspeed-bmc-facebook-yosemite4.dts | 56 +++++++++++++++++--
> 1 file changed, 52 insertions(+), 4 deletions(-)
>
> diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
> index cbf385e72e57..4b23e467690f 100644
> --- a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
> +++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
> @@ -832,30 +832,78 @@ power-sensor@12 {
>
> gpio@20 {
> compatible = "nxp,pca9555";
> - reg = <0x20>;
> + pinctrl-names = "default";
> gpio-controller;
> #gpio-cells = <2>;
> + reg = <0x20>;
> + interrupt-parent = <&gpio0>;
> + interrupts = <98 IRQ_TYPE_LEVEL_LOW>;
> + gpio-line-names =
> + "P48V-OCP-GPIO1","P48V-OCP-GPIO2",
> + "P48V-OCP-GPIO3","FAN-BOARD-0-REVISION-0-R",
> + "FAN-BOARD-0-REVISION-1-R","FAN-BOARD-1-REVISION-0-R",
> + "FAN-BOARD-1-REVISION-1-R","RST-MUX-R-N",
> + "RST-LED-CONTROL-FAN-BOARD-0-N","RST-LED-CONTROL-FAN-BOARD-1-N",
> + "RST-IOEXP-FAN-BOARD-0-N","RST-IOEXP-FAN-BOARD-1-N",
> + "PWRGD-LOAD-SWITCH-FAN-BOARD-0-R","PWRGD-LOAD-SWITCH-FAN-BOARD-1-R",
> + "","";
Perhaps the addition of the line names should go in a separate patch?
They seem unrelated to the interrupt configuration. The query applies
to the hunks below as well.
> };
>
> gpio@21 {
> compatible = "nxp,pca9555";
> - reg = <0x21>;
> + pinctrl-names = "default";
> gpio-controller;
> #gpio-cells = <2>;
> + reg = <0x21>;
> + interrupt-parent = <&gpio0>;
> + interrupts = <98 IRQ_TYPE_LEVEL_LOW>;
> + gpio-line-names =
> + "HSC-OCP-SLOT-ODD-GPIO1","HSC-OCP-SLOT-ODD-GPIO2",
> + "HSC-OCP-SLOT-ODD-GPIO3","HSC-OCP-SLOT-EVEN-GPIO1",
> + "HSC-OCP-SLOT-EVEN-GPIO2","HSC-OCP-SLOT-EVEN-GPIO3",
> + "ADC-TYPE-0-R","ADC-TYPE-1-R",
> + "MEDUSA-BOARD-REV-0","MEDUSA-BOARD-REV-1",
> + "MEDUSA-BOARD-REV-2","MEDUSA-BOARD-TYPE",
> + "DELTA-MODULE-TYPE","P12V-HSC-TYPE",
> + "","";
> };
>
> gpio@22 {
> compatible = "nxp,pca9555";
> - reg = <0x22>;
> + pinctrl-names = "default";
> gpio-controller;
> #gpio-cells = <2>;
> + reg = <0x22>;
> + interrupt-parent = <&gpio0>;
> + interrupts = <98 IRQ_TYPE_LEVEL_LOW>;
> + gpio-line-names =
> + "CARD-TYPE-SLOT1","CARD-TYPE-SLOT2",
> + "CARD-TYPE-SLOT3","CARD-TYPE-SLOT4",
> + "CARD-TYPE-SLOT5","CARD-TYPE-SLOT6",
> + "CARD-TYPE-SLOT7","CARD-TYPE-SLOT8",
> + "OC-P48V-HSC-0-N","FLT-P48V-HSC-0-N",
> + "OC-P48V-HSC-1-N","FLT-P48V-HSC-1-N",
> + "EN-P48V-AUX-0","EN-P48V-AUX-1",
> + "PWRGD-P12V-AUX-0","PWRGD-P12V-AUX-1";
> };
>
> gpio@23 {
> compatible = "nxp,pca9555";
> - reg = <0x23>;
> + pinctrl-names = "default";
> gpio-controller;
> #gpio-cells = <2>;
> + reg = <0x23>;
> + interrupt-parent = <&gpio0>;
> + interrupts = <98 IRQ_TYPE_LEVEL_LOW>;
Just confirming the interrupt lines from the expanders are all wired up
to the one GPIO input pin on the BMC?
Andrew
next prev parent reply other threads:[~2024-02-01 4:33 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-31 8:41 [PATCH v5 00/21] Add i2c-mux and eeprom devices for Meta Yosemite 4 Delphine CC Chiu
2024-01-31 8:41 ` [PATCH v5 01/21] ARM: dts: aspeed: yosemite4: Revise i2c-mux devices Delphine CC Chiu
2024-02-01 3:46 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 02/21] ARM: dts: aspeed: yosemite4: Enable adc15 Delphine CC Chiu
2024-02-01 4:13 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 03/21] ARM: dts: aspeed: yosemite4: Enable spi-gpio setting Delphine CC Chiu
2024-02-01 4:15 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 04/21] ARM: dts: aspeed: yosemite4: Enable watchdog2 Delphine CC Chiu
2024-02-01 5:34 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 05/21] ARM: dts: aspeed: yosemite4: Revise quad mode to dual mode Delphine CC Chiu
2024-02-01 4:22 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 06/21] ARM: dts: aspeed: yosemite4: Revise power sensor adm1281 for schematic change Delphine CC Chiu
2024-02-01 4:24 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 07/21] ARM: dts: aspeed: yosemite4: Add gpio pca9506 Delphine CC Chiu
2024-02-01 5:35 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 08/21] ARM: dts: aspeed: yosemite4: Remove space for adm1272 compatible Delphine CC Chiu
2024-02-01 4:28 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 09/21] ARM: dts: aspeed: yosemite4: Enable interrupt setting for pca9555 Delphine CC Chiu
2024-02-01 4:33 ` Andrew Jeffery [this message]
2024-01-31 8:41 ` [PATCH v5 10/21] ARM: dts: aspeed: yosemite4: Add power sensor for power module reading Delphine CC Chiu
2024-02-01 4:34 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 11/21] ARM: dts: aspeed: yosemite4: Add eeprom for yosemite4 use Delphine CC Chiu
2024-02-01 5:45 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 12/21] ARM: dts: aspeed: yosemite4: Remove temperature sensor for yosemite4 schematic change Delphine CC Chiu
2024-02-01 5:38 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 13/21] ARM: dts: aspeed: yosemite4: Revise adc128d818 adc mode " Delphine CC Chiu
2024-01-31 8:41 ` [PATCH v5 14/21] ARM: dts: aspeed: yosemite4: Revise ina233 config " Delphine CC Chiu
2024-01-31 8:41 ` [PATCH v5 15/21] ARM: dts: aspeed: yosemite4: Remove idle state setting for yosemite4 NIC connection Delphine CC Chiu
2024-02-01 5:47 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 16/21] ARM: dts: aspeed: yosemite4: Initialize bmc gpio state Delphine CC Chiu
2024-02-01 5:49 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 17/21] ARM: dts: aspeed: yosemite4: Revise mx31790 fan tach config Delphine CC Chiu
2024-01-31 8:41 ` [PATCH v5 18/21] ARM: dts: aspeed: yosemite4: add mctp config for NIC Delphine CC Chiu
2024-02-01 5:53 ` Andrew Jeffery
2024-01-31 8:41 ` [PATCH v5 19/21] ARM: dts: aspeed: yosemite4: support mux to cpld Delphine CC Chiu
2024-01-31 8:41 ` [PATCH v5 20/21] ARM: dts: aspeed: yosemite4: support medusa board adc sensors Delphine CC Chiu
2024-01-31 8:41 ` [PATCH v5 21/21] ARM: dts: aspeed: yosemite4: support NIC eeprom Delphine CC Chiu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b07068223fbc64c453fde6913edce842647dd2c8.camel@codeconstruct.com.au \
--to=andrew@codeconstruct.com.au \
--cc=Delphine_CC_Chiu@wiwynn.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=joel@jms.id.au \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=linux-kernel@vger.kernel.org \
--cc=patrick@stwcx.xyz \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).