From: Krzysztof Kozlowski <krzk@kernel.org>
To: Svyatoslav Ryhel <clamor95@gmail.com>,
Rob Herring <robh@kernel.org>, Conor Dooley <conor+dt@kernel.org>,
Thierry Reding <thierry.reding@gmail.com>,
Jonathan Hunter <jonathanh@nvidia.com>,
Peter De Schrijver <pdeschrijver@nvidia.com>,
Prashant Gaikwad <pgaikwad@nvidia.com>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
Jonathan Cameron <Jonathan.Cameron@huawei.com>,
Georgi Djakov <djakov@kernel.org>,
Dmitry Osipenko <digetx@gmail.com>
Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org
Subject: Re: [PATCH v1 6/9] dt-bindings: memory: Document Tegra114 External Memory Controller
Date: Tue, 25 Feb 2025 18:41:47 +0100 [thread overview]
Message-ID: <b687b44b-013e-44b0-b97f-9f7ee2c2a62f@kernel.org> (raw)
In-Reply-To: <20250225143501.68966-7-clamor95@gmail.com>
On 25/02/2025 15:34, Svyatoslav Ryhel wrote:
> +
> +properties:
> + compatible:
> + const: nvidia,tegra114-emc
> +
> + reg:
> + maxItems: 1
> +
> + clocks:
> + maxItems: 1
> +
> + clock-names:
> + items:
> + - const: emc
Drop clock-names
> +
> + interrupts:
> + maxItems: 1
> +
> + "#interconnect-cells":
> + const: 0
> +
> + nvidia,memory-controller:
> + $ref: /schemas/types.yaml#/definitions/phandle
> + description:
> + phandle of the memory controller node
For what? Your description copies property name and schema, which makes
it useless. Say something not obvious - why this is needed here, what
its purpose is. Do not repeat schema nor property name.
> +
> + power-domains:
> + maxItems: 1
> + description:
> + Phandle of the SoC "core" power domain.
Drop description, redundant.
> +
> + operating-points-v2:
> + description:
> + Should contain freqs and voltages and opp-supported-hw property, which is
> + a bitfield indicating SoC speedo ID mask.
> +
> +patternProperties:
> + "^emc-timings-[0-9]+$":
> + type: object
> + additionalProperties: false
> + properties:
> + nvidia,ram-code:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description:
> + value of the RAM_CODE field in the PMC_STRAPPING_OPT_A register that
> + this timing set is used for
> +
> + patternProperties:
> + "^timing-[0-9]+$":
> + type: object
> + properties:
> + clock-frequency:
> + description:
> + external memory clock rate in Hz
> + minimum: 1000000
> + maximum: 1000000000
> +
> + nvidia,emc-auto-cal-config:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description:
> + value of the EMC_AUTO_CAL_CONFIG register for this set of timings
> +
> + nvidia,emc-auto-cal-config2:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description:
> + value of the EMC_AUTO_CAL_CONFIG2 register for this set of timings
> +
> + nvidia,emc-auto-cal-config3:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description:
> + value of the EMC_AUTO_CAL_CONFIG3 register for this set of timings
> +
> + nvidia,emc-auto-cal-interval:
> + description:
> + pad calibration interval in microseconds
User proper unit suffix
> + $ref: /schemas/types.yaml#/definitions/uint32
Drop
> + minimum: 0
> + maximum: 2097151
> +
Best regards,
Krzysztof
next prev parent reply other threads:[~2025-02-25 17:41 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-25 14:34 [PATCH v1 0/9] Tegra114: implement EMC support Svyatoslav Ryhel
2025-02-25 14:34 ` [PATCH v1 1/9] ARM: tegra: Add ACTMON support on Tegra114 Svyatoslav Ryhel
2025-02-25 17:33 ` Krzysztof Kozlowski
2025-02-25 14:34 ` [PATCH v1 2/9] dt-bindings: memory: Document Tegra114 Memory Controller Svyatoslav Ryhel
2025-02-25 17:37 ` Krzysztof Kozlowski
2025-02-25 14:34 ` [PATCH v1 3/9] drivers: memory: tegra: implement EMEM regs and ICC ops for T114 Svyatoslav Ryhel
2025-02-25 14:34 ` [PATCH v1 4/9] dt-bindings: memory: tegra114: Add memory client IDs Svyatoslav Ryhel
2025-02-25 17:33 ` Krzysztof Kozlowski
2025-02-25 14:34 ` [PATCH v1 5/9] clk: tegra114: remove emc to mc clock mux Svyatoslav Ryhel
2025-02-25 14:34 ` [PATCH v1 6/9] dt-bindings: memory: Document Tegra114 External Memory Controller Svyatoslav Ryhel
2025-02-25 17:41 ` Krzysztof Kozlowski [this message]
2025-02-26 15:15 ` Rob Herring
2025-02-26 15:28 ` Svyatoslav Ryhel
2025-02-25 14:34 ` [PATCH v1 7/9] memory: tegra: Add Tegra114 EMC driver Svyatoslav Ryhel
2025-03-06 19:42 ` Dmitry Osipenko
2025-03-06 19:48 ` Svyatoslav Ryhel
2025-03-06 20:06 ` Dmitry Osipenko
2025-03-07 6:58 ` Svyatoslav Ryhel
2025-02-25 14:35 ` [PATCH v1 8/9] ARM: tegra: Add External Memory Controller node on Tegra114 Svyatoslav Ryhel
2025-02-25 14:35 ` [PATCH v1 9/9] ARM: tegra: Add EMC OPP and ICC properties to Tegra114 EMC and ACTMON device-tree nodes Svyatoslav Ryhel
2025-02-26 15:42 ` [PATCH v1 0/9] Tegra114: implement EMC support Rob Herring (Arm)
2025-04-08 5:43 ` Svyatoslav Ryhel
2025-04-08 5:47 ` Krzysztof Kozlowski
2025-04-08 5:49 ` Svyatoslav Ryhel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b687b44b-013e-44b0-b97f-9f7ee2c2a62f@kernel.org \
--to=krzk@kernel.org \
--cc=Jonathan.Cameron@huawei.com \
--cc=clamor95@gmail.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=digetx@gmail.com \
--cc=djakov@kernel.org \
--cc=jonathanh@nvidia.com \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=pdeschrijver@nvidia.com \
--cc=pgaikwad@nvidia.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).