From: E Shattow <e@freeshell.de>
To: "Hal Feng" <hal.feng@starfivetech.com>,
"Conor Dooley" <conor+dt@kernel.org>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Palmer Dabbelt" <palmer@dabbelt.com>,
"Paul Walmsley" <pjw@kernel.org>,
"Albert Ou" <aou@eecs.berkeley.edu>,
"Rafael J . Wysocki" <rafael@kernel.org>,
"Viresh Kumar" <viresh.kumar@linaro.org>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kwilczynski@kernel.org>,
"Manivannan Sadhasivam" <mani@kernel.org>,
"Emil Renner Berthing" <emil.renner.berthing@canonical.com>,
"Heinrich Schuchardt" <heinrich.schuchardt@canonical.com>
Cc: devicetree@vger.kernel.org, linux-riscv@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 0/8] Add support for StarFive VisionFive 2 Lite board
Date: Fri, 7 Nov 2025 03:11:10 -0800 [thread overview]
Message-ID: <c05d8bcc-3024-45cd-8630-b0595682e778@freeshell.de> (raw)
In-Reply-To: <20251107095530.114775-1-hal.feng@starfivetech.com>
On 11/7/25 01:55, Hal Feng wrote:
> VisionFive 2 Lite is a mini SBC based on the StarFive JH7110S industrial
> SoC which can run at -40~85 degrees centigrade and up to 1.25GHz.
>
> Board features:
> - JH7110S SoC
> - 4/8 GiB LPDDR4 DRAM
> - AXP15060 PMIC
> - 40 pin GPIO header
> - 1x USB 3.0 host port
> - 3x USB 2.0 host port
> - 1x M.2 M-Key (size: 2242)
> - 1x MicroSD slot (optional non-removable 64GiB eMMC)
> - 1x QSPI Flash
> - 1x I2C EEPROM
> - 1x 1Gbps Ethernet port
> - SDIO-based Wi-Fi & UART-based Bluetooth
> - 1x HDMI port
> - 1x 2-lane DSI
> - 1x 2-lane CSI
>
> VisionFive 2 Lite schematics: https://doc-en.rvspace.org/VisionFive2Lite/PDF/VF2_LITE_V1.10_TF_20250818_SCH.pdf
> VisionFive 2 Lite Quick Start Guide: https://doc-en.rvspace.org/VisionFive2Lite/VisionFive2LiteQSG/index.html
> More documents: https://doc-en.rvspace.org/Doc_Center/visionfive_2_lite.html
>
> Changes since v1:
> - Drop patch 1 because it is applied.
> - Rename jh7110.dtsi to jh711x.dtsi.
> - Move the content of jh7110-common.dtsi to the new file
> jh711x-common.dtsi and move opp table to jh7110-common.dtsi.
> patch 4:
> - Move the uncommon nodes to jh7110-common.dtsi instead of board dts.
> patch 5:
> - Add jh7110s-common.dtsi and include it in jh7110s-starfive-visionfive-2-lite.dtsi.
>
> Changes since RFC:
> - Add jh7110s compatible to the generic cpufreq driver.
> - Fix the dtbs_check error by adding the missing "enable-gpios" property
> in jh7110 pcie dt-bindings.
> - Rebase on the latest mainline.
> - Add VisionFive 2 Lite eMMC board device tree and add a common board dtsi
> for VisionFive 2 Lite variants.
> - Add usb switch pin configuration (GPIO62).
> - Improve the commit messages.
>
> History:
> v1: https://lore.kernel.org/all/20251016080054.12484-1-hal.feng@starfivetech.com/
> RFC: https://lore.kernel.org/all/20250821100930.71404-1-hal.feng@starfivetech.com/
>
> Hal Feng (8):
> dt-bindings: PCI: starfive,jh7110-pcie: Add enable-gpios property
> dt-bindings: riscv: Add StarFive JH7110S SoC and VisionFive 2 Lite
> board
> riscv: dts: starfive: Rename jh7110.dtsi to jh711x.dtsi
> riscv: dts: starfive: Split jh7110-common.dtsi and move opp table to
> it
> riscv: dts: starfive: jh711x-common: Move out some nodes to jh7110
> common dtsi
> riscv: dts: starfive: Add common board dtsi for JH7110s and VisionFive
> 2 Lite variants
> riscv: dts: starfive: Add VisionFive 2 Lite board device tree
> riscv: dts: starfive: Add VisionFive 2 Lite eMMC board device tree
>
> .../bindings/pci/starfive,jh7110-pcie.yaml | 4 +
> .../devicetree/bindings/riscv/starfive.yaml | 6 +
> arch/riscv/boot/dts/starfive/Makefile | 3 +
> .../boot/dts/starfive/jh7110-common.dtsi | 653 +----------------
> .../boot/dts/starfive/jh7110s-common.dtsi | 27 +
> ...h7110s-starfive-visionfive-2-lite-emmc.dts | 22 +
> .../jh7110s-starfive-visionfive-2-lite.dts | 20 +
> .../jh7110s-starfive-visionfive-2-lite.dtsi | 126 ++++
> .../boot/dts/starfive/jh711x-common.dtsi | 656 ++++++++++++++++++
> .../dts/starfive/{jh7110.dtsi => jh711x.dtsi} | 16 -
> 10 files changed, 879 insertions(+), 654 deletions(-)
> create mode 100644 arch/riscv/boot/dts/starfive/jh7110s-common.dtsi
> create mode 100644 arch/riscv/boot/dts/starfive/jh7110s-starfive-visionfive-2-lite-emmc.dts
> create mode 100644 arch/riscv/boot/dts/starfive/jh7110s-starfive-visionfive-2-lite.dts
> create mode 100644 arch/riscv/boot/dts/starfive/jh7110s-starfive-visionfive-2-lite.dtsi
> create mode 100644 arch/riscv/boot/dts/starfive/jh711x-common.dtsi
> rename arch/riscv/boot/dts/starfive/{jh7110.dtsi => jh711x.dtsi} (99%)
>
>
> base-commit: df5d79720b152e7ff058f11ed7e88d5b5c8d2a0c
Small nit that "lite-emmc" is confusing together. In patches to U-Boot
dev mailing list the EEPROM product id is demonstrated to be with "SL"
suffix when compared to VisionFive 2 (JH7110) so I suggest avoid
confusion in upstream and use for VisionFive 2 Lite (JH7110S) these
compatible names:
starfive,visionfive-2sl-lite
starfive,visionfive-2sl-emmc
Also filenames:
jh7110s-starfive-visionfive-2sl-lite.dts
jh7110s-starfive-visionfive-2sl.dtsi
jh7110s-starfive-visionfive-2sl-emmc.dts
What do you think?
-E
next prev parent reply other threads:[~2025-11-07 11:21 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-07 9:55 [PATCH v2 0/8] Add support for StarFive VisionFive 2 Lite board Hal Feng
2025-11-07 9:55 ` [PATCH v2 1/8] dt-bindings: PCI: starfive,jh7110-pcie: Add enable-gpios property Hal Feng
2025-11-07 9:55 ` [PATCH v2 2/8] dt-bindings: riscv: Add StarFive JH7110S SoC and VisionFive 2 Lite board Hal Feng
2025-11-07 9:55 ` [PATCH v2 3/8] riscv: dts: starfive: Rename jh7110.dtsi to jh711x.dtsi Hal Feng
2025-11-07 11:18 ` E Shattow
2025-11-07 9:55 ` [PATCH v2 4/8] riscv: dts: starfive: Split jh7110-common.dtsi and move opp table to it Hal Feng
2025-11-07 11:20 ` E Shattow
2025-11-18 15:12 ` Heinrich Schuchardt
2025-11-07 9:55 ` [PATCH v2 5/8] riscv: dts: starfive: jh711x-common: Move out some nodes to jh7110 common dtsi Hal Feng
2025-11-07 11:24 ` E Shattow
2025-11-07 9:55 ` [PATCH v2 6/8] riscv: dts: starfive: Add common board dtsi for JH7110s and VisionFive 2 Lite variants Hal Feng
2025-11-07 9:55 ` [PATCH v2 7/8] riscv: dts: starfive: Add VisionFive 2 Lite board device tree Hal Feng
2025-11-07 9:55 ` [PATCH v2 8/8] riscv: dts: starfive: Add VisionFive 2 Lite eMMC " Hal Feng
2025-11-07 11:11 ` E Shattow [this message]
2025-11-07 11:21 ` [PATCH v2 0/8] Add support for StarFive VisionFive 2 Lite board Heinrich Schuchardt
2025-11-07 12:01 ` E Shattow
2025-11-12 7:24 ` Hal Feng
2025-11-12 13:29 ` E Shattow
2025-11-07 17:20 ` Conor Dooley
2025-11-12 7:47 ` Hal Feng
2025-11-12 13:54 ` Emil Renner Berthing
2025-11-12 14:36 ` Conor Dooley
2025-11-13 3:42 ` Hal Feng
2025-11-13 10:42 ` Emil Renner Berthing
2025-11-13 15:16 ` E Shattow
2025-11-15 16:28 ` Emil Renner Berthing
2025-11-17 6:54 ` Hal Feng
2025-11-17 21:54 ` E Shattow
2025-11-18 2:12 ` Hal Feng
2025-11-18 23:10 ` Conor Dooley
2025-11-19 7:04 ` Heinrich Schuchardt
2025-11-19 8:26 ` E Shattow
2025-11-19 13:27 ` Emil Renner Berthing
2025-11-20 0:47 ` Conor Dooley
2025-11-20 2:47 ` Hal Feng
2025-11-20 2:38 ` Hal Feng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=c05d8bcc-3024-45cd-8630-b0595682e778@freeshell.de \
--to=e@freeshell.de \
--cc=aou@eecs.berkeley.edu \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=emil.renner.berthing@canonical.com \
--cc=hal.feng@starfivetech.com \
--cc=heinrich.schuchardt@canonical.com \
--cc=krzk+dt@kernel.org \
--cc=kwilczynski@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=palmer@dabbelt.com \
--cc=pjw@kernel.org \
--cc=rafael@kernel.org \
--cc=robh@kernel.org \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).