devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Christophe Leroy <christophe.leroy@csgroup.eu>
To: Herve Codina <herve.codina@bootlin.com>,
	"David S. Miller" <davem@davemloft.net>,
	Eric Dumazet <edumazet@google.com>,
	Jakub Kicinski <kuba@kernel.org>, Paolo Abeni <pabeni@redhat.com>,
	Andrew Lunn <andrew@lunn.ch>, Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>, Lee Jones <lee@kernel.org>,
	Linus Walleij <linus.walleij@linaro.org>,
	Qiang Zhao <qiang.zhao@nxp.com>, Li Yang <leoyang.li@nxp.com>,
	Liam Girdwood <lgirdwood@gmail.com>,
	Mark Brown <broonie@kernel.org>, Jaroslav Kysela <perex@perex.cz>,
	Takashi Iwai <tiwai@suse.com>,
	Shengjiu Wang <shengjiu.wang@gmail.com>,
	Xiubo Li <Xiubo.Lee@gmail.com>,
	Fabio Estevam <festevam@gmail.com>,
	Nicolin Chen <nicoleotsuka@gmail.com>,
	Christophe Leroy <christophe.leroy@csgroup.eu>,
	Randy Dunlap <rdunlap@infradead.org>
Cc: netdev@vger.kernel.org, linuxppc-dev@lists.ozlabs.org,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	alsa-devel@alsa-project.org,
	Thomas Petazzoni <thomas.petazzoni@bootlin.com>
Subject: [PATCH v4 15/28] soc: fsl: cpm1: qmc: Split Tx and Rx TSA entries setup
Date: Fri, 18 Aug 2023 18:39:09 +0200	[thread overview]
Message-ID: <c1338c6566b5e66add3b1d03f28c9068571d0672.1692376361.git.christophe.leroy@csgroup.eu> (raw)
In-Reply-To: <cover.1692376360.git.christophe.leroy@csgroup.eu>

From: Herve Codina <herve.codina@bootlin.com>

The Tx and Rx entries for a given channel are set in one function.

In order to modify Rx entries and Tx entries independently of one other,
split this function in one for the Rx part and one for the Tx part.

Signed-off-by: Herve Codina <herve.codina@bootlin.com>
Reviewed-by: Christophe Leroy <christophe.leroy@csgroup.eu>
Signed-off-by: Christophe Leroy <christophe.leroy@csgroup.eu>
---
 drivers/soc/fsl/qe/qmc.c | 49 ++++++++++++++++++++++++++++------------
 1 file changed, 35 insertions(+), 14 deletions(-)

diff --git a/drivers/soc/fsl/qe/qmc.c b/drivers/soc/fsl/qe/qmc.c
index 90e6fffddab3..1eff1e138460 100644
--- a/drivers/soc/fsl/qe/qmc.c
+++ b/drivers/soc/fsl/qe/qmc.c
@@ -610,14 +610,14 @@ static int qmc_chan_setup_tsa_64rxtx(struct qmc_chan *chan, const struct tsa_ser
 	return 0;
 }
 
-static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_serial_info *info,
-					bool enable)
+static int qmc_chan_setup_tsa_32rx(struct qmc_chan *chan, const struct tsa_serial_info *info,
+				   bool enable)
 {
 	unsigned int i;
 	u16 curr;
 	u16 val;
 
-	/* Use a Tx 32 entries table and a Rx 32 entries table */
+	/* Use a Rx 32 entries table */
 
 	val = QMC_TSA_VALID | QMC_TSA_MASK | QMC_TSA_CHANNEL(chan->id);
 
@@ -633,6 +633,30 @@ static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_
 			return -EBUSY;
 		}
 	}
+
+	/* Set entries based on Rx stuff */
+	for (i = 0; i < info->nb_rx_ts; i++) {
+		if (!(chan->rx_ts_mask & (((u64)1) << i)))
+			continue;
+
+		qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATRX + (i * 2),
+				 ~QMC_TSA_WRAP, enable ? val : 0x0000);
+	}
+
+	return 0;
+}
+
+static int qmc_chan_setup_tsa_32tx(struct qmc_chan *chan, const struct tsa_serial_info *info,
+				   bool enable)
+{
+	unsigned int i;
+	u16 curr;
+	u16 val;
+
+	/* Use a Tx 32 entries table */
+
+	val = QMC_TSA_VALID | QMC_TSA_MASK | QMC_TSA_CHANNEL(chan->id);
+
 	/* Check entries based on Tx stuff */
 	for (i = 0; i < info->nb_tx_ts; i++) {
 		if (!(chan->tx_ts_mask & (((u64)1) << i)))
@@ -646,14 +670,6 @@ static int qmc_chan_setup_tsa_32rx_32tx(struct qmc_chan *chan, const struct tsa_
 		}
 	}
 
-	/* Set entries based on Rx stuff */
-	for (i = 0; i < info->nb_rx_ts; i++) {
-		if (!(chan->rx_ts_mask & (((u64)1) << i)))
-			continue;
-
-		qmc_clrsetbits16(chan->qmc->scc_pram + QMC_GBL_TSATRX + (i * 2),
-				 ~QMC_TSA_WRAP, enable ? val : 0x0000);
-	}
 	/* Set entries based on Tx stuff */
 	for (i = 0; i < info->nb_tx_ts; i++) {
 		if (!(chan->tx_ts_mask & (((u64)1) << i)))
@@ -680,9 +696,14 @@ static int qmc_chan_setup_tsa(struct qmc_chan *chan, bool enable)
 	 * Setup one common 64 entries table or two 32 entries (one for Tx
 	 * and one for Tx) according to assigned TS numbers.
 	 */
-	return ((info.nb_tx_ts > 32) || (info.nb_rx_ts > 32)) ?
-		qmc_chan_setup_tsa_64rxtx(chan, &info, enable) :
-		qmc_chan_setup_tsa_32rx_32tx(chan, &info, enable);
+	if (info.nb_tx_ts > 32 || info.nb_rx_ts > 32)
+		return qmc_chan_setup_tsa_64rxtx(chan, &info, enable);
+
+	ret = qmc_chan_setup_tsa_32rx(chan, &info, enable);
+	if (ret)
+		return ret;
+
+	return qmc_chan_setup_tsa_32tx(chan, &info, enable);
 }
 
 static int qmc_chan_command(struct qmc_chan *chan, u8 qmc_opcode)
-- 
2.41.0


  parent reply	other threads:[~2023-08-18 17:22 UTC|newest]

Thread overview: 48+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-08-18 16:38 [PATCH v4 00/28] Add support for QMC HDLC, framer infrastruture and PEF2256 framer (v4) Christophe Leroy
2023-08-18 16:38 ` [PATCH v4 01/28] soc: fsl: cpm1: tsa: Fix __iomem addresses declaration Christophe Leroy
2023-08-18 16:38 ` [PATCH v4 02/28] soc: fsl: cpm1: qmc: " Christophe Leroy
2023-08-18 16:38 ` [PATCH v4 03/28] soc: fsl: cpm1: qmc: Fix rx channel reset Christophe Leroy
2023-08-18 16:38 ` [PATCH v4 04/28] soc: fsl: cpm1: qmc: Extend the API to provide Rx status Christophe Leroy
2023-08-18 16:38 ` [PATCH v4 05/28] soc: fsl: cpm1: qmc: Remove inline function specifiers Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 06/28] dt-bindings: net: Add support for QMC HDLC Christophe Leroy
2023-08-21 20:42   ` Rob Herring
2023-08-24 16:12     ` Herve Codina
2023-08-18 16:39 ` [PATCH v4 07/28] net: wan: " Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 08/28] MAINTAINERS: Add the Freescale QMC HDLC driver entry Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 09/28] soc: fsl: cpm1: qmc: Introduce available timeslots masks Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 10/28] soc: fsl: cpm1: qmc: Rename qmc_setup_tsa* to qmc_init_tsa* Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 11/28] soc: fsl: cpm1: qmc: Introduce qmc_chan_setup_tsa* Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 12/28] soc: fsl: cpm1: qmc: Remove no more needed checks from qmc_check_chans() Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 13/28] soc: fsl: cpm1: qmc: Check available timeslots in qmc_check_chans() Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 14/28] soc: fsl: cpm1: qmc: Add support for disabling channel TSA entries Christophe Leroy
2023-08-18 16:39 ` Christophe Leroy [this message]
2023-08-18 16:39 ` [PATCH v4 16/28] soc: fsl: cpm1: qmc: Introduce is_tsa_64rxtx flag Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 17/28] soc: fsl: cpm1: qmc: Handle timeslot entries at channel start() and stop() Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 18/28] soc: fsl: cpm1: qmc: Remove timeslots handling from setup_chan() Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 19/28] soc: fsl: cpm1: qmc: Introduce functions to change timeslots at runtime Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 20/28] wan: qmc_hdlc: Add runtime timeslots changes support Christophe Leroy
2023-08-21  5:40   ` Christophe JAILLET
2023-08-24 16:32     ` Herve Codina
2023-08-18 16:39 ` [PATCH v4 21/28] net: wan: Add framer framework support Christophe Leroy
2023-08-19  2:46   ` Jakub Kicinski
2023-08-20 17:15   ` Simon Horman
2023-08-24 16:44     ` Herve Codina
2023-08-20 21:06   ` Linus Walleij
2023-08-21  5:19     ` Christophe Leroy
2023-08-21  7:21       ` Linus Walleij
2023-08-21 18:52       ` Jakub Kicinski
2023-08-21  6:02   ` Christophe JAILLET
2023-08-24 16:37     ` Herve Codina
2023-08-18 16:39 ` [PATCH v4 22/28] dt-bindings: net: Add the Lantiq PEF2256 E1/T1/J1 framer Christophe Leroy
2023-08-21 20:49   ` Rob Herring
2023-08-24 16:28     ` Herve Codina
2023-08-18 16:39 ` [PATCH v4 23/28] mfd: core: Ensure disabled devices are skiped without aborting Christophe Leroy
2023-08-21 12:17   ` Lee Jones
2023-09-20  9:34   ` (subset) " Lee Jones
2023-08-18 16:39 ` [PATCH v4 24/28] net: wan: framer: Add support for the Lantiq PEF2256 framer Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 25/28] pinctrl: Add support for the Lantic PEF2256 pinmux Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 26/28] MAINTAINERS: Add the Lantiq PEF2256 driver entry Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 27/28] ASoC: codecs: Add support for the framer codec Christophe Leroy
2023-08-18 23:18   ` Randy Dunlap
2023-08-19  8:57     ` Christophe Leroy
2023-08-18 16:39 ` [PATCH v4 28/28] net: wan: fsl_qmc_hdlc: Add framer support Christophe Leroy

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=c1338c6566b5e66add3b1d03f28c9068571d0672.1692376361.git.christophe.leroy@csgroup.eu \
    --to=christophe.leroy@csgroup.eu \
    --cc=Xiubo.Lee@gmail.com \
    --cc=alsa-devel@alsa-project.org \
    --cc=andrew@lunn.ch \
    --cc=broonie@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=davem@davemloft.net \
    --cc=devicetree@vger.kernel.org \
    --cc=edumazet@google.com \
    --cc=festevam@gmail.com \
    --cc=herve.codina@bootlin.com \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=kuba@kernel.org \
    --cc=lee@kernel.org \
    --cc=leoyang.li@nxp.com \
    --cc=lgirdwood@gmail.com \
    --cc=linus.walleij@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-gpio@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linuxppc-dev@lists.ozlabs.org \
    --cc=netdev@vger.kernel.org \
    --cc=nicoleotsuka@gmail.com \
    --cc=pabeni@redhat.com \
    --cc=perex@perex.cz \
    --cc=qiang.zhao@nxp.com \
    --cc=rdunlap@infradead.org \
    --cc=robh+dt@kernel.org \
    --cc=shengjiu.wang@gmail.com \
    --cc=thomas.petazzoni@bootlin.com \
    --cc=tiwai@suse.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).