From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BA3411802D2 for ; Tue, 14 May 2024 18:16:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715710619; cv=none; b=jW7WoHKcM3p5vNKvFfoX+Fk+oEeFtwYJK4RM8NitzjvIwA+R0qVIucKHg1gEJmehB7rLLYmdEnIo7wobbiQM10v2opZ6VzgNgpTA7hExPNCkRA1tUQQPwKQCFjsmkhKo/FDfmBiBwdqfMEZj1iKQcGujAcS8bj1Pk81r2oBui60= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715710619; c=relaxed/simple; bh=x+Atk3DiMapW/Melhk78iDr5WQKQzY7RYGtz0jm1788=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version:Content-Type; b=Sx/4zZ6lmy3DTahV93jof3Mk/zXE5u7jb5WhhgDWPKLvWoln5KV0vGQomAdnSH53Dh6Afd7OYYXSDekHkJlfWvqd9V/9nNCCKUVGB8NIzZpN1YeliLssWN/V3bvUcwlasbMKqxsjosEAvNjEAFxQWwOsJNRyn3Yl05mI3cTmPVM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=BZCE8c6p; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="BZCE8c6p" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-1ec486198b6so45300285ad.1 for ; Tue, 14 May 2024 11:16:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1715710616; x=1716315416; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=ntO07EHzeIxaUBkro0cUslEIHaRtwBKGDIWKPBR2eTs=; b=BZCE8c6pGP/3vP+CrYqm/k25NL+iIB8Agy5WnG/snr1zEtdFrV/ZXyU4LRxVTbzNaF +i5WS0+EU9FY0CBgyoCtqnZaaV5YvqkdgbATk3FNBKbZTrubKVzbtQhWflTngZw/D/Lh +yECjmw2/2X2mMdPyNqWTzsGC2VcFTo2mcY6I3kQveUYbjFULxEdTcgW96HaHCGPq7rW VF0sO0miw5HZFMOEiKfF0oQVoDBgAPGxhGS2QAdV1vyq2SRtHb3//dhuDPVQh09DyiWV Shu9esBuQqpGPgmKVaIvjGlwkmz/iSrNtykfuuIi48iLHrcKjKnPUBnhk+DkOJz3qlns IjGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1715710616; x=1716315416; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ntO07EHzeIxaUBkro0cUslEIHaRtwBKGDIWKPBR2eTs=; b=PxOOZ7n7tL8P7v58s/LWIDBmEMuThYUo0v6+gqQV509IhQSbfdU/9sj0yXkJHXEe4s g3NcfU6uyC2Xythykh001ota4YsnjkplLcF2EMgqJ11C5R8DEUkQoi/kQxLSTBxtYcvA S7OyuSuxnm2JpfIDmmN/IplhXMV9NieQqreu6jwlxPoeSaJZtR0JhPIb962cyAb1ebCQ um+FbHPP04SQMBsPoMs03ertJoxz5tLNhy1RfkHLsfv8042ENyPaWGJEdr2yqgYXn0EA 31hed3oJBPR3AmC0k1ufoe1K798c01F2mwv+FvL73Vwy+VeHvPFzWkyMvGqvJdKjEM/h o6aQ== X-Forwarded-Encrypted: i=1; AJvYcCXsbzBnPYYnibDCC03jdo/0ju5dEuOy9cJd/9G7m5HZswkuOsB0572WwecPUAOkr5MhT7I+tL8agkbexC5vGfS/capAOEyrtGvTDQ== X-Gm-Message-State: AOJu0Yyiw+egoQGUQlAy5TCQVT1bHgJ4oGZro0bAfYluht6U3tao01tj z1GdGEi6t5/n34m0tHb8JVfTTy6KHGdsbSM0EZV45leYrj6hfBjtIN60ErjJAQs= X-Google-Smtp-Source: AGHT+IGqGcf03rTwtWMBdNE4/haqu6VFE+kKrC31BtqQAytwyc6gPRJ3RofHiXGCTNvKefmCls52yQ== X-Received: by 2002:a17:902:e5cb:b0:1eb:63d9:8d85 with SMTP id d9443c01a7336-1ef43d2e27bmr175023605ad.14.1715710615977; Tue, 14 May 2024 11:16:55 -0700 (PDT) Received: from tjeznach.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-1ef0bad6386sm100993625ad.80.2024.05.14.11.16.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 May 2024 11:16:55 -0700 (PDT) From: Tomasz Jeznach To: Joerg Roedel , Will Deacon , Robin Murphy , Paul Walmsley Cc: Palmer Dabbelt , Albert Ou , Anup Patel , Sunil V L , Nick Kossifidis , Sebastien Boeuf , Rob Herring , Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, iommu@lists.linux.dev, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux@rivosinc.com, Tomasz Jeznach Subject: [PATCH v5 0/7] Linux RISC-V IOMMU Support Date: Tue, 14 May 2024 11:16:12 -0700 Message-Id: X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit This patch series introduces support for RISC-V IOMMU architected hardware into the Linux kernel. The RISC-V IOMMU specification, which this series is based on, is ratified and available at GitHub/riscv-non-isa [1]. At a high level, the RISC-V IOMMU specification defines: 1) Data structures: - Device-context: Associates devices with address spaces and holds per-device parameters for address translations. - Process-contexts: Associates different virtual address spaces based on device-provided process identification numbers. - MSI page table configuration used to direct an MSI to a guest interrupt file in an IMSIC. 2) In-memory queue interface: - Command-queue for issuing commands to the IOMMU. - Fault/event queue for reporting faults and events. - Page-request queue for reporting "Page Request" messages received from PCIe devices. - Message-signaled and wire-signaled interrupt mechanisms. 3) Memory-mapped programming interface: - Mandatory and optional register layout and description. - Software guidelines for device initialization and capabilities discovery. This series introduces RISC-V IOMMU hardware initialization and complete single-stage translation with paging domain support. The patches are organized as follows: Patch 1: Introduces minimal required device tree bindings for the driver. Patch 2: Defines RISC-V IOMMU data structures, hardware programming interface registers layout, and minimal initialization code for enabling global pass-through for all connected masters. Patch 3: Implements the device driver for PCIe implementation of RISC-V IOMMU architected hardware. Patch 4: Introduces IOMMU interfaces to the kernel subsystem. Patch 5: Implements device directory management with discovery sequences for I/O mapped or in-memory device directory table location, hardware capabilities discovery, and device to domain attach implementation. Patch 6: Implements command and fault queue, and introduces directory cache invalidation sequences. Patch 7: Implements paging domain, using highest page-table mode advertised by the hardware. This series enables only 4K mappings; complete support for large page mappings will be introduced in follow-up patch series. Follow-up patch series, providing large page support and updated walk cache management based on the revised specification, and complete ATS/PRI/SVA support, will be posted to GitHub [2]. Changes from v4: - riscv_iommu_iotlb_inval(): barriers, domain attach synchronization, comments - riscv_iommu_bond_unlink(): invalidate IOATC on last unlink call - riscv_iommu_cmd_sync(): separate IOFENCE.C call with optional timeout - probe_device() fix: check dev_iommu_fwspec_get() return value - editorial changes: s/IVEC/IVCEC, phys_to_ppn(va) Patch series depends on (applied to iommu-next): IOMMU memory observability, v6 [3] iommu, dma-mapping: Simplify arch_setup_dma_ops(), v4 [4] Best regards, Tomasz Jeznach [1] link: https://github.com/riscv-non-isa/riscv-iommu [2] link: https://github.com/tjeznach/linux [3] link: https://lore.kernel.org/linux-iommu/20240413002522.1101315-1-pasha.tatashin@soleen.com/ [4] link: https://lore.kernel.org/linux-iommu/cover.1713523152.git.robin.murphy@arm.com/ v4 link: https://lore.kernel.org/linux-iommu/cover.1714752293.git.tjeznach@rivosinc.com/ v3 link: https://lore.kernel.org/linux-iommu/cover.1714494653.git.tjeznach@rivosinc.com/ v2 link: https://lore.kernel.org/linux-iommu/cover.1713456597.git.tjeznach@rivosinc.com/ v1 link: https://lore.kernel.org/linux-iommu/cover.1689792825.git.tjeznach@rivosinc.com/ Tomasz Jeznach (7): dt-bindings: iommu: riscv: Add bindings for RISC-V IOMMU iommu/riscv: Add RISC-V IOMMU platform device driver iommu/riscv: Add RISC-V IOMMU PCIe device driver iommu/riscv: Enable IOMMU registration and device probe. iommu/riscv: Device directory management. iommu/riscv: Command and fault queue support iommu/riscv: Paging domain support .../bindings/iommu/riscv,iommu.yaml | 147 ++ MAINTAINERS | 8 + drivers/iommu/Kconfig | 1 + drivers/iommu/Makefile | 2 +- drivers/iommu/riscv/Kconfig | 20 + drivers/iommu/riscv/Makefile | 3 + drivers/iommu/riscv/iommu-bits.h | 782 ++++++++ drivers/iommu/riscv/iommu-pci.c | 119 ++ drivers/iommu/riscv/iommu-platform.c | 92 + drivers/iommu/riscv/iommu.c | 1674 +++++++++++++++++ drivers/iommu/riscv/iommu.h | 88 + 11 files changed, 2935 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/iommu/riscv,iommu.yaml create mode 100644 drivers/iommu/riscv/Kconfig create mode 100644 drivers/iommu/riscv/Makefile create mode 100644 drivers/iommu/riscv/iommu-bits.h create mode 100644 drivers/iommu/riscv/iommu-pci.c create mode 100644 drivers/iommu/riscv/iommu-platform.c create mode 100644 drivers/iommu/riscv/iommu.c create mode 100644 drivers/iommu/riscv/iommu.h base-commit: a38297e3fb012ddfa7ce0321a7e5a8daeb1872b6 message-id: 20240413002522.1101315-1-pasha.tatashin@soleen.com message-id: cover.1713523152.git.robin.murphy@arm.com -- 2.34.1