From: Fabrice Gasnier <fabrice.gasnier@foss.st.com>
To: "Uwe Kleine-König" <u.kleine-koenig@pengutronix.de>,
"Alexandre Torgue" <alexandre.torgue@foss.st.com>,
"Rob Herring" <robh+dt@kernel.org>
Cc: <devicetree@vger.kernel.org>, <kernel@pengutronix.de>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
Lee Jones <lee.jones@linaro.org>,
<linux-stm32@st-md-mailman.stormreply.com>,
<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v4 2/2] ARM: dts: stm32mp15x: Add timer interrupts
Date: Fri, 20 May 2022 15:37:05 +0200 [thread overview]
Message-ID: <d47fecb5-9f62-292b-f797-d63a771133df@foss.st.com> (raw)
In-Reply-To: <20220519162838.695404-2-u.kleine-koenig@pengutronix.de>
On 5/19/22 18:28, Uwe Kleine-König wrote:
> The timer units in the stm32mp15x CPUs have interrupts, depending on the
> timer flavour either one "global" or four dedicated ones. Add the irqs
> to the timer units on stm32mp15x.
>
> Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de>
Hi Uwe,
You can add my:
Reviewed-by: Fabrice Gasnier <fabrice.gasnier@foss.st.com>
Best Regards,
Thanks
Fabrice
> ---
> arch/arm/boot/dts/stm32mp151.dtsi | 34 +++++++++++++++++++++++++++++++
> 1 file changed, 34 insertions(+)
>
> diff --git a/arch/arm/boot/dts/stm32mp151.dtsi b/arch/arm/boot/dts/stm32mp151.dtsi
> index f9aa9af31efd..ae290a04771a 100644
> --- a/arch/arm/boot/dts/stm32mp151.dtsi
> +++ b/arch/arm/boot/dts/stm32mp151.dtsi
> @@ -127,6 +127,8 @@ timers2: timer@40000000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x40000000 0x400>;
> + interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM2_K>;
> clock-names = "int";
> dmas = <&dmamux1 18 0x400 0x1>,
> @@ -160,6 +162,8 @@ timers3: timer@40001000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x40001000 0x400>;
> + interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM3_K>;
> clock-names = "int";
> dmas = <&dmamux1 23 0x400 0x1>,
> @@ -194,6 +198,8 @@ timers4: timer@40002000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x40002000 0x400>;
> + interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM4_K>;
> clock-names = "int";
> dmas = <&dmamux1 29 0x400 0x1>,
> @@ -226,6 +232,8 @@ timers5: timer@40003000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x40003000 0x400>;
> + interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM5_K>;
> clock-names = "int";
> dmas = <&dmamux1 55 0x400 0x1>,
> @@ -260,6 +268,8 @@ timers6: timer@40004000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x40004000 0x400>;
> + interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM6_K>;
> clock-names = "int";
> dmas = <&dmamux1 69 0x400 0x1>;
> @@ -278,6 +288,8 @@ timers7: timer@40005000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x40005000 0x400>;
> + interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM7_K>;
> clock-names = "int";
> dmas = <&dmamux1 70 0x400 0x1>;
> @@ -296,6 +308,8 @@ timers12: timer@40006000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x40006000 0x400>;
> + interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM12_K>;
> clock-names = "int";
> status = "disabled";
> @@ -318,6 +332,8 @@ timers13: timer@40007000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x40007000 0x400>;
> + interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM13_K>;
> clock-names = "int";
> status = "disabled";
> @@ -340,6 +356,8 @@ timers14: timer@40008000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x40008000 0x400>;
> + interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM14_K>;
> clock-names = "int";
> status = "disabled";
> @@ -623,6 +641,11 @@ timers1: timer@44000000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x44000000 0x400>;
> + interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "brk", "up", "trg-com", "cc";
> clocks = <&rcc TIM1_K>;
> clock-names = "int";
> dmas = <&dmamux1 11 0x400 0x1>,
> @@ -659,6 +682,11 @@ timers8: timer@44001000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x44001000 0x400>;
> + interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "brk", "up", "trg-com", "cc";
> clocks = <&rcc TIM8_K>;
> clock-names = "int";
> dmas = <&dmamux1 47 0x400 0x1>,
> @@ -746,6 +774,8 @@ timers15: timer@44006000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x44006000 0x400>;
> + interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM15_K>;
> clock-names = "int";
> dmas = <&dmamux1 105 0x400 0x1>,
> @@ -773,6 +803,8 @@ timers16: timer@44007000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x44007000 0x400>;
> + interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM16_K>;
> clock-names = "int";
> dmas = <&dmamux1 109 0x400 0x1>,
> @@ -797,6 +829,8 @@ timers17: timer@44008000 {
> #size-cells = <0>;
> compatible = "st,stm32-timers";
> reg = <0x44008000 0x400>;
> + interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "global";
> clocks = <&rcc TIM17_K>;
> clock-names = "int";
> dmas = <&dmamux1 111 0x400 0x1>,
next prev parent reply other threads:[~2022-05-20 13:37 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-19 16:28 [PATCH v4 1/2] dt-bindings: mfd: stm32-timers: Document how to specify interrupts Uwe Kleine-König
2022-05-19 16:28 ` [PATCH v4 2/2] ARM: dts: stm32mp15x: Add timer interrupts Uwe Kleine-König
2022-05-20 13:37 ` Fabrice Gasnier [this message]
2022-07-20 7:18 ` Uwe Kleine-König
2022-08-01 8:44 ` Alexandre TORGUE
2022-08-01 9:53 ` Uwe Kleine-König
2022-08-01 13:28 ` Alexandre TORGUE
2022-08-26 8:17 ` Alexandre TORGUE
2022-05-20 13:37 ` [PATCH v4 1/2] dt-bindings: mfd: stm32-timers: Document how to specify interrupts Fabrice Gasnier
2022-06-01 21:11 ` Rob Herring
2022-06-15 22:01 ` Lee Jones
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d47fecb5-9f62-292b-f797-d63a771133df@foss.st.com \
--to=fabrice.gasnier@foss.st.com \
--cc=alexandre.torgue@foss.st.com \
--cc=devicetree@vger.kernel.org \
--cc=kernel@pengutronix.de \
--cc=lee.jones@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mcoquelin.stm32@gmail.com \
--cc=robh+dt@kernel.org \
--cc=u.kleine-koenig@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).