From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D505E18CBFC for ; Fri, 7 Feb 2025 08:08:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738915692; cv=none; b=IxB0TiPiHh7adK77OG1ydGgxMbjb/MoTMvyqKiFG79N0rc3zbDu4YuEgrymUQwCE94ZnzDInAcM11e1glvkmFL/8+d5ETgOPq/vMzA2CtHwRsqu6/b2s+NTPpEct0kDH7XwvByvJo0s1xLHEQg6xp7Nj3E2rUjUBlFdJiGt0+7M= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738915692; c=relaxed/simple; bh=mGnLpccjRRFhssRkLpnaUDhik6CTmCZ9AVgqJcR8GI4=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=YGAwoRqOXmYz+vNjWBcVVZfd6/K2QWvJEgYSMJmjaz0E0qZZXKa6/ejr9enW+JvcwyeJSQO2izQf6kBFxXq6veFMsbU94WwGoj0RlPlfIzKNcKQUL2Ndqma6FbqBQH1u7NsFlUUCDrUYuzh6vRRKESsC3gW1o6Vlv3On8AIcXVs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=SxlRlTHK; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="SxlRlTHK" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-4361815b96cso11667375e9.1 for ; Fri, 07 Feb 2025 00:08:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1738915689; x=1739520489; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=N7+57nAAv8QP4u/IKjzXqebMrcWsPnCBFtc7wCFJPUQ=; b=SxlRlTHK5KEuGx22XbO1QgpCu9KBjqonBUDaMKQNMoeJJ6uhMgwwnuUnJrm/KHL8Nv K/A0AyYSu4O7rdH3A3qA7RzUV7D8anZQKQKY764GI08FGxsemgZ5s4z3oXoAdYhxxpiO oqClhT/TdJc4GvJK/lWy1U7ZySknNDSLQviKcgT+2qkXTxvpQwONmzFvcCBxmZ4Gap3N APJMHeaBgtW6DdgQNT0OMFafuhvHu7SB1tfLjfYtlIqwUCfZN25DQ59r+Fqpxh/kRc/q WrC+GtsBcNT9eY+SNJxDsH+hHn95SIR5I/CxY9VPcSdFfQ2dQ163BriAOGriQQ7wJNpL MHUQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738915689; x=1739520489; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=N7+57nAAv8QP4u/IKjzXqebMrcWsPnCBFtc7wCFJPUQ=; b=Zfz61m9YMDVSESSouk76Ug9SyoLz+xU+w/ayfZm+3XT+cqgyhHaOtehi/RUmk3yyd6 2xt4oblaRBaj+7/rgBkEo4CSxbLRgP2Dl6CBYLoolmk5pZHwrVSDGsEzlLj8Ojhquke0 xASKzBL22DsBeOH5Cz0OjWQapHNNxqt1deMEn2W2vo3kSusIx6QR0i1Novo+IWAH2iUi F0iQOZQik48mVXgdKYr4Oxc0NsPDcEuqTT/OJfwVYfxgMQUaULFzUGNn86jdVHeSa0Eq Xu70XPsyFAHGfP1FJqay3a68eQoYYulMUD3nKf7a+eiZ331J8ju2n8TkoIQ956n2gZgv mOXQ== X-Forwarded-Encrypted: i=1; AJvYcCW15GJywDSL8Jldd7HvU++rDikJ+Qo4v/b4Ylu2dL/CTeKPrqK4OTQN5C2HEK4w6PV9ner6WOqyfkiM@vger.kernel.org X-Gm-Message-State: AOJu0YxCXIMlFWxgQxtHDsQODs8ue/7DmAoNcd4ar4wTsuSa71xMXliO N/GGsC/O0sF2+BsWciQh27zmuz/30JV66ltppZ1k7VV7bStAK1q0L94SjXISGYo= X-Gm-Gg: ASbGncusFFpjAyfuIwpYnGEoTY8oq355cADgEPu6XkG5yk/BDOYLSXYNqpQaoBtEUR3 IdLZ3cQoVY1flAjj/kQBlnNsQQsVWZfRk0vzTcR0M4U1v2ghBePhSPoDb1BHPu+4uqQFA1X/oqH 74MNiDO5f6m1+iRJkfL2u8aIcb13WCBYHWHKr4jkfthecM2De+5qj6GDkEXiQoM5YvklsKqAQqg Tdm/soOJzPBYZV9Orygvo2AKIuSgy9YqefYyHYUblnMQyr2243D8B+iNUAK9HyQO8/OZ7a5V5At p6HfCLrSG69pP23qARvRg1adN0gnZbdHRmrPmC+uyfnTuOZx6oFrfmVJD8oW X-Google-Smtp-Source: AGHT+IEpCAnzMJ9gzxKx250V5bllvFofCg+NZdnX2FF6QiB0L9kNIhtil4j6rsAH/g8Ai7a/4f4w3g== X-Received: by 2002:a05:600c:6c52:b0:434:f335:83b with SMTP id 5b1f17b1804b1-43924a27b10mr19870375e9.5.1738915689136; Fri, 07 Feb 2025 00:08:09 -0800 (PST) Received: from ?IPV6:2a01:e0a:e17:9700:16d2:7456:6634:9626? ([2a01:e0a:e17:9700:16d2:7456:6634:9626]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4391dca004esm45229805e9.13.2025.02.07.00.08.07 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 07 Feb 2025 00:08:08 -0800 (PST) Message-ID: Date: Fri, 7 Feb 2025 09:08:07 +0100 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v4 09/21] RISC-V: Add Ssccfg ISA extension definition and parsing To: Atish Patra , Paul Walmsley , Palmer Dabbelt , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Anup Patel , Atish Patra , Will Deacon , Mark Rutland , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , weilin.wang@intel.com Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Conor Dooley , devicetree@vger.kernel.org, kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-perf-users@vger.kernel.org References: <20250205-counter_delegation-v4-0-835cfa88e3b1@rivosinc.com> <20250205-counter_delegation-v4-9-835cfa88e3b1@rivosinc.com> Content-Language: en-US From: =?UTF-8?B?Q2zDqW1lbnQgTMOpZ2Vy?= In-Reply-To: <20250205-counter_delegation-v4-9-835cfa88e3b1@rivosinc.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit On 06/02/2025 08:23, Atish Patra wrote: > Ssccfg (‘Ss’ for Privileged architecture and Supervisor-level > extension, ‘ccfg’ for Counter Configuration) provides access to > delegated counters and new supervisor-level state. Hi Atish, The spec seems to primarly use Smcdeleg rather than Ssccfg. This commits adds both but only mention Ssccfg in the commit title/description. Maybe it could be nice to mention both as well. Thanks, Clément > > This patch just enables the definitions and enable parsing. > > Signed-off-by: Atish Patra > --- > arch/riscv/include/asm/hwcap.h | 2 ++ > arch/riscv/kernel/cpufeature.c | 2 ++ > 2 files changed, 4 insertions(+) > > diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h > index b4eddcb57842..fa5e01bcb990 100644 > --- a/arch/riscv/include/asm/hwcap.h > +++ b/arch/riscv/include/asm/hwcap.h > @@ -103,6 +103,8 @@ > #define RISCV_ISA_EXT_SSCSRIND 94 > #define RISCV_ISA_EXT_SMCSRIND 95 > #define RISCV_ISA_EXT_SMCNTRPMF 96 > +#define RISCV_ISA_EXT_SSCCFG 97 > +#define RISCV_ISA_EXT_SMCDELEG 98 > > #define RISCV_ISA_EXT_XLINUXENVCFG 127 > > diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c > index 8f225c9c3055..3cb208d4913e 100644 > --- a/arch/riscv/kernel/cpufeature.c > +++ b/arch/riscv/kernel/cpufeature.c > @@ -390,12 +390,14 @@ const struct riscv_isa_ext_data riscv_isa_ext[] = { > __RISCV_ISA_EXT_BUNDLE(zvksg, riscv_zvksg_bundled_exts), > __RISCV_ISA_EXT_DATA(zvkt, RISCV_ISA_EXT_ZVKT), > __RISCV_ISA_EXT_DATA(smaia, RISCV_ISA_EXT_SMAIA), > + __RISCV_ISA_EXT_DATA(smcdeleg, RISCV_ISA_EXT_SMCDELEG), > __RISCV_ISA_EXT_DATA(smcntrpmf, RISCV_ISA_EXT_SMCNTRPMF), > __RISCV_ISA_EXT_DATA(smcsrind, RISCV_ISA_EXT_SMCSRIND), > __RISCV_ISA_EXT_DATA(smmpm, RISCV_ISA_EXT_SMMPM), > __RISCV_ISA_EXT_SUPERSET(smnpm, RISCV_ISA_EXT_SMNPM, riscv_xlinuxenvcfg_exts), > __RISCV_ISA_EXT_DATA(smstateen, RISCV_ISA_EXT_SMSTATEEN), > __RISCV_ISA_EXT_DATA(ssaia, RISCV_ISA_EXT_SSAIA), > + __RISCV_ISA_EXT_DATA(ssccfg, RISCV_ISA_EXT_SSCCFG), > __RISCV_ISA_EXT_DATA(sscofpmf, RISCV_ISA_EXT_SSCOFPMF), > __RISCV_ISA_EXT_DATA(sscsrind, RISCV_ISA_EXT_SSCSRIND), > __RISCV_ISA_EXT_SUPERSET(ssnpm, RISCV_ISA_EXT_SSNPM, riscv_xlinuxenvcfg_exts), >