From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E80C0ECAAA1 for ; Fri, 9 Sep 2022 07:54:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230360AbiIIHy1 (ORCPT ); Fri, 9 Sep 2022 03:54:27 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56606 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230038AbiIIHyJ (ORCPT ); Fri, 9 Sep 2022 03:54:09 -0400 Received: from mail-lf1-x136.google.com (mail-lf1-x136.google.com [IPv6:2a00:1450:4864:20::136]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C2B261216A0 for ; Fri, 9 Sep 2022 00:51:46 -0700 (PDT) Received: by mail-lf1-x136.google.com with SMTP id a8so1290366lff.13 for ; Fri, 09 Sep 2022 00:51:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date; bh=ygzgjfyjBg7Clr0C0/hvEem9VU5MhWDZEtuQgO95Dqc=; b=JJOyZppM2dF9iD2mrjF0mK2AeXPh4IMzalwQP3saFldlVO0bHw+xTzPhpo2TTwe3Dv Zr8hf4ucu0A2l+VKWxpCIBDP+AEQdWdmx0MmdGWDcm9SAsIMsrwdfr1yJ1pI5O+Zg0+c hX7La09cORywi0VAzAinGex5d3Mo93rYVpmkrTpmXdvSPpX4wpP/rqnR5uSBtRnXFogR Ytnv2xfn0KTnpFjRmefWpwwHOUzK50uVsHejiKWG/9JC5hgz3GjV3NIOr4C5HoIpx71u fbeTClvddNceBArKP4/rG+8nc31Ig1YhYw0ulZ0vFwrx/ChhNHRhe/3E+9VtCtjxS5yR 6Wdw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date; bh=ygzgjfyjBg7Clr0C0/hvEem9VU5MhWDZEtuQgO95Dqc=; b=kGzXWgvV3Agme8qR9crVDGbLiW5Ycj2m1A7stbD0nQUd/Ac0DqyvNHjfYndFP+5vKW BpujkzRJRtKi5Uqgg3uLFlxUhI0aznVqU9jP9t3ZV7rvZ+0kwJOZBtxMowGODB3Rcemz EMeUym0uFPXqFO8GfY1uuZMkjM1o1P0EMUzd/YPeBEUiTSPp4HtGKr+Nr1gi7JYusbqu FL7uYMoNNUEbzqp0ZI3/wKvj5ekE3TzJWUIqjXxdwkgTQTzp9+0No/vnAcojMROksdw9 A39LFEudjkQPfDQMyTQ/6W0elsB+tSn5BTVpJBiFrGd0gUbBHDrkJ0q94kY+VqyupN17 gmtA== X-Gm-Message-State: ACgBeo15Ctx7hhGbMu8CHABv6XLzH4e8uvQeEhrzYogk9NHflL2L3DKV GOk/pCEeCCK7ohUKk+pDyqKZOg== X-Google-Smtp-Source: AA6agR5hbacADbxwVDJCWoFcJTqmA/zt/dH6rfE6jrL04ZeNbuSaNE0c/tLl+nkU3UJedss9Sma4Ig== X-Received: by 2002:a05:6512:3409:b0:48a:ef04:4ec2 with SMTP id i9-20020a056512340900b0048aef044ec2mr4311008lfr.230.1662709904599; Fri, 09 Sep 2022 00:51:44 -0700 (PDT) Received: from [192.168.0.21] (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id v8-20020a056512348800b0049707888a61sm157964lfr.293.2022.09.09.00.51.43 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 09 Sep 2022 00:51:44 -0700 (PDT) Message-ID: Date: Fri, 9 Sep 2022 09:51:42 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.13.0 Subject: Re: [PATCH v3 1/4] dt-bindings: clock: qcom: add bindings for dispcc on SM8450 Content-Language: en-US To: Dmitry Baryshkov , Andy Gross , Bjorn Andersson , Konrad Dybcio , Stephen Boyd , Michael Turquette , Rob Herring , Krzysztof Kozlowski , Taniya Das Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org References: <20220908222850.3552050-1-dmitry.baryshkov@linaro.org> <20220908222850.3552050-2-dmitry.baryshkov@linaro.org> From: Krzysztof Kozlowski In-Reply-To: <20220908222850.3552050-2-dmitry.baryshkov@linaro.org> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On 09/09/2022 00:28, Dmitry Baryshkov wrote: > Add device tree bindings for the display clock controller on Qualcomm > SM8450 platform. > > Signed-off-by: Dmitry Baryshkov I think I reviewed it... > --- > .../bindings/clock/qcom,sm8450-dispcc.yaml | 98 +++++++++++++++++ > .../dt-bindings/clock/qcom,sm8450-dispcc.h | 103 ++++++++++++++++++ > 2 files changed, 201 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8450-dispcc.yaml > create mode 100644 include/dt-bindings/clock/qcom,sm8450-dispcc.h > > diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8450-dispcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8450-dispcc.yaml > new file mode 100644 > index 000000000000..467544eea1ac > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/qcom,sm8450-dispcc.yaml > @@ -0,0 +1,98 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/clock/qcom,sm8450-dispcc.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Qualcomm Display Clock & Reset Controller Binding for SM8450 Drop "Binding" > + > +maintainers: > + - Dmitry Baryshkov > + > +description: | > + Qualcomm display clock control module which supports the clocks, resets and > + power domains on SM8450. > + > + See also: > + dt-bindings/clock/qcom,sm8450-dispcc.h This is not fixed (Bjorn's comment - full path). > + > +properties: With both above fixed: Reviewed-by: Krzysztof Kozlowski Best regards, Krzysztof