From: Dominik Haller <d.haller@phytec.de>
To: "nm@ti.com" <nm@ti.com>,
"s-vadapalli@ti.com" <s-vadapalli@ti.com>,
"vigneshr@ti.com" <vigneshr@ti.com>,
"kristo@kernel.org" <kristo@kernel.org>,
"krzk+dt@kernel.org" <krzk+dt@kernel.org>,
"conor+dt@kernel.org" <conor+dt@kernel.org>,
"robh@kernel.org" <robh@kernel.org>
Cc: "linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"srk@ti.com" <srk@ti.com>
Subject: Re: [PATCH v3 0/5] TI-K3-DTS: Cleanup CPSW DT Nodes
Date: Tue, 14 Oct 2025 17:07:42 +0000 [thread overview]
Message-ID: <df6acbfe5d30956ed66e2768fa595c36d2ebe98a.camel@phytec.de> (raw)
In-Reply-To: <20251014125349.3408784-1-s-vadapalli@ti.com>
On Di, 2025-10-14 at 18:23 +0530, Siddharth Vadapalli wrote:
> Hello,
>
> This series cleans up the CPSW Device-tree nodes by updating the SoC
> and
> board files to keep CPSW disabled in the SoC files and enable it only
> in
> the board files.
>
> The following is a summary of the SoCs, CPSW instance and the Boards
> that
> this series affects:
Hello Siddharth,
please also enable cpsw3g in our k3-am62-phycore-som.dtsi and mcu_cpsw
in our k3-am68-phyboard-izar.dts.
Unless I'm missing some other patches you're turning off ethernet on
those two both platforms too.
Thanks
Dominik
>
> ----- ------- ---------------- -------------------------------
> -------------
> S.No. SoC CPSW Instance Board(s)
> ----- ------- ---------------- -------------------------------
> -------------
> 1. AM62 CPSW3G AM625-Beagleplay, AM62-LP-
> SK, AM625-SK
> 2. AM65 MCU CPSW2G AM654-Base-Board, IOT-2050
> Based Boards
> 3. J7200 MCU CPSW2G J7200-Common-Processor-
> Board
> 4. J721E MCU CPSW2G J721E-Common-Processor-
> Board
> 5. J721S2 MCU CPSW2G AM68-SK-Base-Board, J721S2-
> Common-Processor-Board
>
> Series is based on linux-next tagged next-20251010.
>
> v2 of this series is at:
> https://patchwork.kernel.org/project/linux-arm-kernel/cover/20250611114336.2392320-1-s-vadapalli@ti.com/
> Changes since v2:
> - Rebased series on next-20251010.
> - In the first patch, the changes that were made within
> 'k3-am625-sk.dts' in the previous version, have been
> moved into 'k3-am625-sk-common.dtsi'
> - The 'status' property within 'nodes' has been ordered to follow:
>
> https://docs.kernel.org/devicetree/bindings/dts-coding-style.html#order-of-properties-in-device-node
>
> Test Logs:
> 1. AM654-Base-Board:
> https://gist.github.com/Siddharth-Vadapalli-at-TI/3af178c71cd2da436f60b87928dcb1eb
> 2. AM68-SK-Base-Board:
> https://gist.github.com/Siddharth-Vadapalli-at-TI/b027a6849f3c17e11fad8324a905aa68
> 3. J7200-Common-Processor-Board:
> https://gist.github.com/Siddharth-Vadapalli-at-TI/70d0d96fab92b894253c1884499d6fc1
> 4. J721E-Common-Processor-Board:
> https://gist.github.com/Siddharth-Vadapalli-at-TI/2c88aadf36923b1d27672b64489cb2dc
> 5. J721S2-Common-Processor-Board:
> https://gist.github.com/Siddharth-Vadapalli-at-TI/0abbae2ef99f82871aa520e1ab973c85
>
> Regards,
> Siddharth.
>
> Siddharth Vadapalli (5):
> arm64: dts: ti: k3-am62: disable "cpsw3g" in SoC file and enable in
> board file
> arm64: dts: ti: k3-am65: disable "mcu_cpsw" in SoC file and enable
> in
> board file
> arm64: dts: ti: k3-j7200: disable "mcu_cpsw" in SoC file and enable
> in
> board file
> arm64: dts: ti: k3-j721e: disable "mcu_cpsw" in SoC file and enable
> it
> in board file
> arm64: dts: ti: k3-j721s2: disable "mcu_cpsw" in SoC file and
> enable
> in board files
>
> arch/arm64/boot/dts/ti/k3-am62-lp-sk.dts | 4 ++++
> arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 2 ++
> arch/arm64/boot/dts/ti/k3-am625-beagleplay.dts | 1 +
> arch/arm64/boot/dts/ti/k3-am625-sk-common.dtsi | 1 +
> arch/arm64/boot/dts/ti/k3-am65-iot2050-common.dtsi | 4 ----
> arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi | 2 ++
> arch/arm64/boot/dts/ti/k3-am654-base-board.dts | 1 +
> arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts | 1 +
> arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts | 1 +
> arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi | 2 ++
> arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts | 1 +
> arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi | 2 ++
> arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts | 1 +
> arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 2 ++
> 14 files changed, 21 insertions(+), 4 deletions(-)
>
next prev parent reply other threads:[~2025-10-14 17:07 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-14 12:53 [PATCH v3 0/5] TI-K3-DTS: Cleanup CPSW DT Nodes Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 1/5] arm64: dts: ti: k3-am62: disable "cpsw3g" in SoC file and enable in board file Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 2/5] arm64: dts: ti: k3-am65: disable "mcu_cpsw" " Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 3/5] arm64: dts: ti: k3-j7200: " Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 4/5] arm64: dts: ti: k3-j721e: disable "mcu_cpsw" in SoC file and enable it " Siddharth Vadapalli
2025-10-14 12:53 ` [PATCH v3 5/5] arm64: dts: ti: k3-j721s2: disable "mcu_cpsw" in SoC file and enable in board files Siddharth Vadapalli
2025-10-14 17:07 ` Dominik Haller [this message]
2025-10-15 4:58 ` [PATCH v3 0/5] TI-K3-DTS: Cleanup CPSW DT Nodes Siddharth Vadapalli
2025-10-15 11:16 ` Siddharth Vadapalli
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=df6acbfe5d30956ed66e2768fa595c36d2ebe98a.camel@phytec.de \
--to=d.haller@phytec.de \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nm@ti.com \
--cc=robh@kernel.org \
--cc=s-vadapalli@ti.com \
--cc=srk@ti.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).