From: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
To: Deepti Jaggi <deepti.jaggi@oss.qualcomm.com>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Prasad Sodagudi <prasad.sodagudi@oss.qualcomm.com>,
Nikunj Kela <quic_nkela@quicinc.com>,
Shazad Hussain <shazad.hussain@oss.qualcomm.com>
Subject: Re: [PATCH v5 2/3] arm64: dts: qcom: Introduce sa8255p SoC
Date: Wed, 11 Mar 2026 14:41:27 +0100 [thread overview]
Message-ID: <e80ad550-71a0-498e-9ab8-6c0859883f7b@oss.qualcomm.com> (raw)
In-Reply-To: <20260304-b4-scmi-upstream-v5-2-f8fc763d8da0@oss.qualcomm.com>
On 3/5/26 5:28 AM, Deepti Jaggi wrote:
> From: Nikunj Kela <quic_nkela@quicinc.com>
>
> Introduce base device tree support for sa8255p Qualcomm's automotive
> infotainment SoC. The base dt file describes core SoC components- CPUs,
> CPU map, ipcc, QUP, geni UART, interrupt controller, TLMM, reserved
> memory, SMMU, firmware scm, scmi, watchdog, SRAM, PSCI, ufs, pcie, pmu
> nodes and enable booting to shell with ramdisk.
>
> The Qualcomm automotive sa8255p SoC utilizes firmware to configure
> platform resources such as clocks, interconnects, and TLMM. Device drivers
> request these resources through the SCMI power,reset and performance
> protocols. Assign each device driver a dedicated SCMI channel and Tx/Rx
> doorbells to support parallel resource requests and aggregation in the
> SCMI platform server. Operate the SCMI server stack in an SMP-enabled VM,
> using the Qualcomm SMC/HVC transport driver for communication.
>
> Group resource operations to improve abstraction and reduce the number of
> SCMI requests. Follow the SCMI-based resource management approach
> demonstrated by Qualcomm at LinaroConnect 2024.[1]
>
> Limit initial support to basic platform resources, serial console, ufs
> and pcie.Defer enabling USB, and Ethernet to subsequent updates.
>
> [1]: https://resources.linaro.org/en/resource/wfnfEwBhRjLV1PEAJoDDte
>
> Co-developed-by: Shazad Hussain <shazad.hussain@oss.qualcomm.com>
> Signed-off-by: Shazad Hussain <shazad.hussain@oss.qualcomm.com>
> Signed-off-by: Nikunj Kela <quic_nkela@quicinc.com>
> Co-developed-by: Deepti Jaggi <deepti.jaggi@oss.qualcomm.com>
> Signed-off-by: Deepti Jaggi <deepti.jaggi@oss.qualcomm.com>
> ---
[...]
> + tsens2: thermal-sensor@c251000 {
> + compatible = "qcom,sa8255p-tsens", "qcom,tsens-v2";
> + reg = <0x0 0x0c251000 0x0 0x1ff>,
> + <0x0 0x0c224000 0x0 0x8>;
All TSENS regions are 0x1000-long
[...]
> + tlmm: pinctrl@f000000 {
> + compatible = "qcom,sa8255p-tlmm", "qcom,sa8775p-tlmm";
> + reg = <0x0 0x0f000000 0x0 0x1000000>;
> + interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
> + gpio-controller;
> + #gpio-cells = <2>;
> + interrupt-controller;
> + #interrupt-cells = <2>;
> + gpio-ranges = <&tlmm 0 0 149>;
> + wakeup-parent = <&pdc>;
> + };
Praveen suggested GPIOs are not controlled by Linux:
https://lore.kernel.org/linux-arm-msm/12063990-70fe-4faf-89fa-c74c7bd97f42@oss.qualcomm.com/
Could you comment on this?
[...]
> + aoss-0-thermal {
> + thermal-sensors = <&tsens0 0>;
Is Linux going to act on any of these thermal trips?
Konrad
next prev parent reply other threads:[~2026-03-11 13:41 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-05 4:28 [PATCH v5 0/3] arm64: dts: qcom: Introduce sa8255p platform device tree Deepti Jaggi
2026-03-05 4:28 ` [PATCH v5 1/3] dt-bindings: arm: qcom: add SA8255p Ride board Deepti Jaggi
2026-03-11 13:20 ` Bartosz Golaszewski
2026-03-05 4:28 ` [PATCH v5 2/3] arm64: dts: qcom: Introduce sa8255p SoC Deepti Jaggi
2026-03-11 13:31 ` Bartosz Golaszewski
2026-03-16 19:08 ` Deepti Jaggi
2026-03-11 13:41 ` Konrad Dybcio [this message]
2026-03-15 6:51 ` Shazad Hussain
2026-03-16 23:58 ` Deepti Jaggi
2026-03-23 11:07 ` Konrad Dybcio
2026-03-25 3:40 ` Shawn Guo
2026-03-05 4:28 ` [PATCH v5 3/3] arm64: dts: qcom: sa8255p: Enable sa8255p-ride board support Deepti Jaggi
2026-03-11 13:32 ` Bartosz Golaszewski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e80ad550-71a0-498e-9ab8-6c0859883f7b@oss.qualcomm.com \
--to=konrad.dybcio@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=deepti.jaggi@oss.qualcomm.com \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=prasad.sodagudi@oss.qualcomm.com \
--cc=quic_nkela@quicinc.com \
--cc=robh@kernel.org \
--cc=shazad.hussain@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox