From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Doug Anderson <dianders@chromium.org>
Cc: Ulf Hansson <ulf.hansson@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Andy Gross <agross@kernel.org>,
Bjorn Andersson <bjorn.andersson@linaro.org>,
Konrad Dybcio <konrad.dybcio@somainline.org>,
Bhupesh Sharma <bhupesh.sharma@linaro.org>,
Linux MMC List <linux-mmc@vger.kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@vger.kernel.org>, LKML <linux-kernel@vger.kernel.org>,
linux-arm-msm <linux-arm-msm@vger.kernel.org>
Subject: Re: [PATCH v2 2/5] dt-bindings: mmc: sdhci-msm: constrain reg-names perp variants
Date: Tue, 12 Jul 2022 16:38:45 +0200 [thread overview]
Message-ID: <edfbfc45-173a-c9ac-6b72-6d644162e54e@linaro.org> (raw)
In-Reply-To: <CAD=FV=W7dypM9=uqaY650TGfiV4EaZR9EBH_3svQefyNv-oE7Q@mail.gmail.com>
On 12/07/2022 16:29, Doug Anderson wrote:
> Hi,
>
> On Tue, Jul 12, 2022 at 12:02 AM Krzysztof Kozlowski
> <krzysztof.kozlowski@linaro.org> wrote:
>>
>> On 11/07/2022 17:11, Doug Anderson wrote:
>>> Hi,
>>>
>>> On Mon, Jul 11, 2022 at 7:53 AM Krzysztof Kozlowski
>>> <krzysztof.kozlowski@linaro.org> wrote:
>>>>
>>>> On 11/07/2022 16:52, Doug Anderson wrote:
>>>>> Hi
>>>>>
>>>>> On Mon, Jul 11, 2022 at 1:29 AM Krzysztof Kozlowski
>>>>> <krzysztof.kozlowski@linaro.org> wrote:
>>>>>>
>>>>>> The entries in arrays must have fixed order, so the bindings and Linux
>>>>>> driver expecting various combinations of 'reg' addresses was never
>>>>>> actually conforming to guidelines.
>>>>>>
>>>>>> The 'core' reg entry is valid only for SDCC v4 and lower, so disallow it
>>>>>> in SDCC v5. SDCC v4 supports CQE and ICE, so allow them, even though
>>>>>> the qcom,sdhci-msm-v4 compatible is used also for earlier SoCs with SDCC
>>>>>> v2 or v3, so it is not entirely accurate.
>>>>>>
>>>>>> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
>>>>>>
>>>>>> ---
>>>>>>
>>>>>> Changes since v1:
>>>>>> 1. Rework the patch based on Doug's feedback.
>>>>>> ---
>>>>>> .../devicetree/bindings/mmc/sdhci-msm.yaml | 61 ++++++++++++-------
>>>>>> 1 file changed, 38 insertions(+), 23 deletions(-)
>>>>>
>>>>> In the ${SUBJECT} I'm not sure what a "perp variant" is. Is that a
>>>>> typo or just a phrase I'm not aware of?
>>>>
>>>> Should be:
>>>> "per variants"
>>>>
>>>>>
>>>>>
>>>>>> diff --git a/Documentation/devicetree/bindings/mmc/sdhci-msm.yaml b/Documentation/devicetree/bindings/mmc/sdhci-msm.yaml
>>>>>> index fc6e5221985a..2f0fdd65e908 100644
>>>>>> --- a/Documentation/devicetree/bindings/mmc/sdhci-msm.yaml
>>>>>> +++ b/Documentation/devicetree/bindings/mmc/sdhci-msm.yaml
>>>>>> @@ -49,33 +49,11 @@ properties:
>>>>>>
>>>>>> reg:
>>>>>> minItems: 1
>>>>>> - items:
>>>>>> - - description: Host controller register map
>>>>>> - - description: SD Core register map
>>>>>> - - description: CQE register map
>>>>>> - - description: Inline Crypto Engine register map
>>>>>> + maxItems: 4
>>>>>>
>>>>>> reg-names:
>>>>>> minItems: 1
>>>>>> maxItems: 4
>>>>>> - oneOf:
>>>>>> - - items:
>>>>>> - - const: hc
>>>>>> - - items:
>>>>>> - - const: hc
>>>>>> - - const: core
>>>>>> - - items:
>>>>>> - - const: hc
>>>>>> - - const: cqhci
>>>>>> - - items:
>>>>>> - - const: hc
>>>>>> - - const: cqhci
>>>>>> - - const: ice
>>>>>> - - items:
>>>>>> - - const: hc
>>>>>> - - const: core
>>>>>> - - const: cqhci
>>>>>> - - const: ice
>>>>>>
>>>>>> clocks:
>>>>>> minItems: 3
>>>>>> @@ -177,6 +155,43 @@ required:
>>>>>> allOf:
>>>>>> - $ref: mmc-controller.yaml#
>>>>>>
>>>>>> + - if:
>>>>>> + properties:
>>>>>> + compatible:
>>>>>> + contains:
>>>>>> + enum:
>>>>>> + - qcom,sdhci-msm-v4
>>>>>> + then:
>>>>>> + properties:
>>>>>> + reg:
>>>>>> + minItems: 2
>>>>>> + items:
>>>>>> + - description: Host controller register map
>>>>>> + - description: SD Core register map
>>>>>> + - description: CQE register map
>>>>>> + - description: Inline Crypto Engine register map
>>>>>> + reg-names:
>>>>>> + minItems: 2
>>>>>> + items:
>>>>>> + - const: hc
>>>>>> + - const: core
>>>>>> + - const: cqhci
>>>>>> + - const: ice
>>>>>> + else:
>>>>>> + properties:
>>>>>> + reg:
>>>>>> + minItems: 1
>>>>>> + items:
>>>>>> + - description: Host controller register map
>>>>>> + - description: CQE register map
>>>>>> + - description: Inline Crypto Engine register map
>>>>>> + reg-names:
>>>>>> + minItems: 1
>>>>>> + items:
>>>>>> + - const: hc
>>>>>> + - const: cqhci
>>>>>> + - const: ice
>>>>>
>>>>> Do you need to set "maxItems" here? If you don't then will it inherit
>>>>> the maxItems of 4 from above?
>>>>
>>>> No, items determine the size instead.
>>>
>>> Can you just remove the "maxItems" from above then? Does it buy us anything?
>>
>> There is no maxItems directly here...
>
> Sorry, I mean above in the schema. After your patch the schema is effectively:
>
> reg:
> minItems: 1
> maxItems: 4
> reg-names:
> minItems: 1
> maxItems: 4
>
> ...
>
> allOf:
> - if:
> blah-blah-blah
> then:
> properties:
> reg:
> minItems: 2
> items:
> - description: ...
> - description: ...
> - description: ...
> - description: ...
> reg-names:
> blah-blah-blah
> else:
> blah-blah-blah
>
> I'm asking about the maxItems _above_, AKA in the section:
>
> reg:
> minItems: 1
> maxItems: 4
> reg-names:
> minItems: 1
> maxItems: 4
>
> Can we remove the "maxItems: 4" from the above and have it just be:
>
> reg:
> minItems: 1
> reg-names:
> minItems: 1
>
Yes, we can, but preferred is to have it because it makes the broad
constraints easily visible. You don't need to check each if:else branch
to find upper bounds or check if maxItems are defined at all. This also
matches pattern used in bindings without allOf:if:then - each time you
are expected to see array types constraint in the list of properties.
Best regards,
Krzysztof
next prev parent reply other threads:[~2022-07-12 14:38 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-11 8:29 [PATCH v2 0/5] dt-bindings: mmc: / ARM: qcom: correct reg-names and clock entries Krzysztof Kozlowski
2022-07-11 8:29 ` [PATCH v2 1/5] dt-bindings: mmc: sdhci-msm: fix reg-names entries Krzysztof Kozlowski
2022-07-11 8:29 ` [PATCH v2 2/5] dt-bindings: mmc: sdhci-msm: constrain reg-names perp variants Krzysztof Kozlowski
2022-07-11 14:52 ` Doug Anderson
2022-07-11 14:53 ` Krzysztof Kozlowski
2022-07-11 15:11 ` Doug Anderson
2022-07-12 7:02 ` Krzysztof Kozlowski
2022-07-12 14:29 ` Doug Anderson
2022-07-12 14:38 ` Krzysztof Kozlowski [this message]
2022-07-11 8:29 ` [PATCH v2 3/5] arm64: dts: qcom: align SDHCI reg-names with DT schema Krzysztof Kozlowski
2022-07-11 8:42 ` Konrad Dybcio
2022-07-11 8:29 ` [PATCH v2 4/5] ARM: " Krzysztof Kozlowski
2022-07-11 8:42 ` Konrad Dybcio
2022-07-11 8:29 ` [PATCH v2 5/5] ARM: dts: qcom: align SDHCI clocks " Krzysztof Kozlowski
2022-07-11 8:43 ` Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=edfbfc45-173a-c9ac-6b72-6d644162e54e@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=agross@kernel.org \
--cc=bhupesh.sharma@linaro.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=dianders@chromium.org \
--cc=konrad.dybcio@somainline.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=ulf.hansson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).