From: <Varshini.Rajendran@microchip.com>
To: <tudor.ambarus@linaro.org>, <krzysztof.kozlowski+dt@linaro.org>,
<conor+dt@kernel.org>, <Nicolas.Ferre@microchip.com>,
<claudiu.beznea@microchip.com>, <linux-mtd@lists.infradead.org>,
<robh+dt@kernel.org>, <devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <miquel.raynal@bootlin.com>,
<richard@nod.at>, <vigneshr@ti.com>,
<alexandre.belloni@bootlin.com>
Subject: Re: [PATCH v3 20/50] dt-bindings: atmel-nand: add microchip,sam9x7-pmecc
Date: Thu, 10 Aug 2023 05:27:49 +0000 [thread overview]
Message-ID: <f14b1014-1f0a-c65a-943c-2933c9ca2a4e@microchip.com> (raw)
In-Reply-To: <b5c44fc5-005d-6268-af68-85eda9c330ba@linaro.org>
On 28/07/23 4:36 pm, Tudor Ambarus wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> On 7/28/23 11:26, Varshini Rajendran wrote:
>> Add microchip,sam9x7-pmecc to DT bindings documentation.
>>
>
> Why? What's the underlying problem that motivated you do this patch?
Hi Tudor,
The motivation is to have compatibles specific to the SoC. I am aware
that there is no change in the IP nor the driver. As Krzysztof mentioned
in another patch, this is just to add a SoC specific compatible string.
Hope this clears the query.
>
>> Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com>
>> ---
>> Documentation/devicetree/bindings/mtd/atmel-nand.txt | 1 +
>> 1 file changed, 1 insertion(+)
>>
>> diff --git a/Documentation/devicetree/bindings/mtd/atmel-nand.txt b/Documentation/devicetree/bindings/mtd/atmel-nand.txt
>> index 50645828ac20..4598930851d9 100644
>> --- a/Documentation/devicetree/bindings/mtd/atmel-nand.txt
>> +++ b/Documentation/devicetree/bindings/mtd/atmel-nand.txt
>> @@ -56,6 +56,7 @@ Required properties:
>> "atmel,sama5d4-pmecc"
>> "atmel,sama5d2-pmecc"
>> "microchip,sam9x60-pmecc"
>> + "microchip,sam9x7-pmecc", "atmel,at91sam9g45-pmecc"
>> - reg: should contain 2 register ranges. The first one is pointing to the PMECC
>> block, and the second one to the PMECC_ERRLOC block.
>>
--
Thanks and Regards,
Varshini Rajendran.
prev parent reply other threads:[~2023-08-10 5:27 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-28 10:26 [PATCH v3 20/50] dt-bindings: atmel-nand: add microchip,sam9x7-pmecc Varshini Rajendran
2023-07-28 11:06 ` Tudor Ambarus
2023-07-28 11:54 ` Krzysztof Kozlowski
2023-08-10 5:27 ` Varshini.Rajendran [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f14b1014-1f0a-c65a-943c-2933c9ca2a4e@microchip.com \
--to=varshini.rajendran@microchip.com \
--cc=Nicolas.Ferre@microchip.com \
--cc=alexandre.belloni@bootlin.com \
--cc=claudiu.beznea@microchip.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=miquel.raynal@bootlin.com \
--cc=richard@nod.at \
--cc=robh+dt@kernel.org \
--cc=tudor.ambarus@linaro.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).